



# Optimizing Interface Conductivity in Electronics



The latest eBook from  
**Advanced Optical Metrology.**  
Download for free.

Surface roughness is a key parameter for judging the performance of a given material's surface quality for its electronic application. A powerful tool to measure surface roughness is 3D laser scanning confocal microscopy (LSM), which will allow you to assess roughness and compare production and finishing methods, and improve these methods based on mathematical models.

Focus on creating high-conductivity electronic devices with minimal power loss using laser scanning microscopy is an effective tool to discern a variety of roughness parameters.

**EVIDENT**  
**OLYMPUS**

**WILEY**

# Boolean Logic Computing Based on Neuromorphic Transistor

Yifei Wang, Qijun Sun,\* Jinran Yu, Nuo Xu, Yichen Wei, Jeong Ho Cho,\*  
and Zhong Lin Wang\*

General-purpose computers usually use logic gate computing units based on complementary metal oxide semiconductors (CMOS). Due to the separate memory and computing units in Von Neumann architecture, data transmission requires great energy and time consumption. Developing novel neuromorphic devices and comprehensively investigating their logical computing mode are crucial to achieve high-performance and low-power neuromorphic computation. Here, a systematic summary of Boolean logic computing based on emerging neuromorphic transistors is presented. This summary encompasses logical operation modes, materials, device structures, and working mechanisms. The input mode of Boolean logic operation is classified into electrical input, optical input, and synergistic optical/electrical input. Besides, additional modulation strategies to construct programmable logic functions by electrical, optical, and thermal signals are also summarized. These strategies hold great significance as they enable dynamic reconfiguration of logic operations and provide neuromorphic devices with decision-making capabilities. Finally, the application prospects and current challenges to Boolean logic computing based on dendritic integration are discussed from the aspects of device integration, synergistic input/modulation modes, auxiliary peripheral circuit, software/hardware system, etc. It is believed that comprehensive investigations on neuromorphic Boolean logic operations are crucial to push forward the development of future neuromorphic computing toward high efficiency and high integration density.

## 1. Introduction

Logic gates are the basic structure of digital systems to build general-purpose computers. However, general-purpose computers rely on the von Neumann architecture of separate memory and computing units, which necessitates frequent data transmission between the memory module and computing unit, leading to substantial energy consumption and time inefficiency.<sup>[1]</sup> In addition, the logic gate computing units based on complementary metal oxide semiconductors (CMOS) are limited by complex circuit design and high static power consumption.<sup>[2]</sup> In order to overcome the constraints imposed by the von Neumann architecture and separate data storage and logical computation, it becomes imperative to explore novel logical units and computing systems. One promising avenue to explore for solutions lies in the biological system, where the dendrites of a single neuron can receive and process multiple input signals from hundreds of surrounding neurons. Accordingly, the biological nervous system can be considered as an in-memory computing system (i.e., the memory and logic computing

Y. Wang, Q. Sun, J. Yu, N. Xu, Z. L. Wang  
Beijing Institute of Nanoenergy and Nanosystems  
Chinese Academy of Sciences  
Beijing 101400, P. R. China  
E-mail: sunqijun@binn.cas.cn; zhong.wang@mse.gatech.edu

Y. Wang, Q. Sun, J. Yu  
School of Nanoscience and Engineering  
University of Chinese Academy of Sciences  
Beijing 100049, P. R. China

Q. Sun, N. Xu, Y. Wei  
Center on Nanoenergy Research  
School of Physical Science and Technology  
Guangxi University  
Nanning 530004, China

Q. Sun  
Division of R&D  
Shandong Zhongke Naneng Energy Technology Co., Ltd.  
Dongying 7061, P. R. China

J. H. Cho  
Department of Chemical and Biomolecular Engineering  
Yonsei University  
Seoul 03722, Republic of Korea  
E-mail: jhcho94@yonsei.ac.kr

Z. L. Wang  
School of Materials Science and Engineering  
Georgia Institute of Technology  
Atlanta, GA 30332, USA

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/adfm.202305791>

DOI: 10.1002/adfm.202305791

functions into a single entity), which can significantly improve the processing speed of data-intensive computation and reduce energy consumption.<sup>[1,3–5]</sup> Emerging novel neuromorphic device is the basic unit for high-performance logic computing, and its most important feature is the nonvolatile memory effect, which allows the neuromorphic device to store the data in-situ and perform logical operations simultaneously. The process of nonvolatile logic gate computing is similar to that of updating the dynamic weights in biological synapses, which enables high-performance memory computing beyond CMOS without static power consumption.<sup>[6]</sup> Therefore, developing novel neuromorphic devices and comprehensively investigating their logical computing mode are crucial to realize high-performance and low-power neuromorphic computation.

To date, neuromorphic transistors based on low-dimensional materials,<sup>[7–9]</sup> oxides,<sup>[10]</sup> inorganics,<sup>[11–13]</sup> and organics<sup>[14]</sup> have been extensively researched and reported. These materials are primarily utilized to emulate the biological synaptic behaviors achieved through electrolyte gating (EG),<sup>[15]</sup> phase change (PC),<sup>[16–17]</sup> ferroelectric (FE) domain switching,<sup>[18]</sup> or other mechanisms.<sup>[19–20]</sup> One notable feature of these neuromorphic transistors is their ability to receive multiple input signals and perform Boolean logic operations through dendritic integration. This characteristic allows them to avoid hardware redundancy and system delay issues typically encountered in conventional CMOS technology-based computing.<sup>[21–22]</sup> Notably, the sophisticated properties of logic operations in one single device and the interactive functions with multiple external stimuli in neuromorphic transistors are not available in another typical neuromorphic device based on memristors. Consequently, neuromorphic transistors possess a significant advantage in terms of logic functions.


In this review, we systematically investigate and summarize the Boolean logic operations based on neuromorphic transistors, including the logical operation modes, materials, device structures, and working mechanisms. First, a concise introduction is provided on conventional CMOS technology neuromorphic transistors for Boolean logic operations. Then we highlight emerging neuromorphic transistors capable of receiving multiple and synergistic input signals to perform sophisticated logic operations. The input mode of Boolean logic operation is classified into electrical input, optical input, and synergistic optical/electrical input. Electrical input is the most common activation method for neuromorphic transistors, which generally requires the construction of multiple gates for electrical inputs; optical input can simulate the way humans perceiving the external environment and has greater bandwidth and faster signal processing speed<sup>[23]</sup>; synergistic optical/electrical input is feasible to conduct multiple combined input modes and promises a high degree of flexibility on the updating of synaptic weight. In addition to multiple input modes, neuromorphic transistors are also able to switch among various Boolean logic gates through the modulation of input terminals by additional electrical or optical signals. The programmable logic functions can dynamically reconfigure logic operations and enable neuromorphic transistors to have certain decision-making capabilities. Current neuromorphic computing only demonstrates basic Boolean logic gate operations without combinatorial logic computation and functionalization, which limits its application prospects. Relevant prospects and possible strategies are proposed and discussed at the end of the review.

We believe that building neuromorphic computing with high-performance computing efficiency and integration will be one of the mainstreams toward future computation.

## 2. The Principles of Boolean Logic Operations: Conventional CMOS Logic Circuits Versus Neuromorphic Dendritic Integration

Logic gates are commonly composed of resistors, capacitors, diodes, and transistors, which are the basic components of integrated circuits. The basic Boolean logic operation generally requires two input transistors, which use high and low electrical levels to represent the logical “True” and “False” (or “1” and “0” in binary). As commonly known, there are six basic logic gates: “AND”, “OR”, “XOR”, “NAND”, “NOR”, and “NXOR”. Their respective truth table is shown in **Figure 1a**. Taking the AND logic gate as an example, the output is high level only when all inputs are high level (logic “1”); otherwise, the output is low level (logic “0”). Based on the combination of basic logic gates, more complicated logic circuits and digital functions can be achieved. For instance, the half adder combines an AND and an XOR logic unit, in which the input is “Sum” after the XOR operation and “Carry” after AND operation; the adder is composed of one OR logic gate and two half adders to implement multibit addition; the combination of adders and AND logic gates can realize multiplication. Conventional logic circuit based on CMOS gates has low static power consumption, strong anti-interference ability, high switching speed, and reliable operation. A common Boolean logic gate requires 4 or 6 CMOS silicon transistors. As shown in **Figure 1b**, the logic gate circuit in orange color represents a CMOS-based AND, while the remaining black-colored circuit represents a NAND logic gate. Some reported half-adder circuits even require 16 transistors, including 5 transistors to form an AND logic gate, and 11 transistors to form an XOR logic gate.<sup>[24]</sup> Accordingly, it is critical to construct new logic devices to use fewer transistors and realize more compact integration.<sup>[25]</sup>

The emergence of novel neuromorphic devices provides a new way to solve such problems, aiming to imitate the function of a brain composed of a large number of neurons to form a highly complex neural network and information processing center (**Figure 1c**). A single biological neuron comprises of dendrites, axon, and soma (**Figure 1d**), which commonly has multiple dendrites to receive, integrate, and filter complex input information from pre-neuron (PREN). The dendrites serve as the primary input structures in a neuron, transmitting signals from the synapses with PRENs to the post-neuron (POSTN) via the axon terminal. The dendrites are capable of conducting information integration through both linear and nonlinear algorithms, a process known as dendritic integration.<sup>[26–28]</sup> In the context of dendritic integration, super-linear dendritic integration occurs when synchronous inputs from multiple synapses trigger an excitatory postsynaptic current (EPSC) that exceeds the sum of EPSC from individual synaptic inputs. This phenomenon is typically observed when the input signals are imposed from the same dendritic branch. Conversely, linear dendritic integration takes place when the EPSC triggered by synchronous inputs from multiple synapses is equal to the sum of individual EPSC. This



**Figure 1.** Boolean logic operations based on conventional logic circuits and dendritic integration. a) Truth table of basic Boolean logic gates. b) General Boolean logic circuit based on conventional CMOS logic circuits. c) Schematic diagram of the brain. d) Schematic diagram of the structure of a single biological neuron. A neuron is mainly composed of dendrites, axon, and soma. e) Simplified biological neuron system. It contains multiple input signals from pre-neurons (PREN) and one output signal from post-neuron (POSTN).


type of integration commonly occurs when the input signals are imposed from different dendritic branches. Lastly, sublinear dendritic integration arises when the EPSC triggered by synchronous input signals from multiple synapses is smaller than the sum of individual EPSC.<sup>[29]</sup> Understanding dendrite mechanisms are therefore critical for comprehending the information transmission between neurons and improving the overall performance and efficiency of dendritic integration in biological system.<sup>[30–31]</sup>

Figure 1e displays a simplified biological neuron system with multiple PREN input signals and one POSTN output signal, and this structure is a single-layer neural network. As the signals from PREN often have different intensities, the weights ( $w_i$ ) of these input signals should be adjusted by matrix-vector multiplication and then integrated. If the integration signal ( $\sum w_i$ ) exceeds the threshold, the POSTN will trigger the execution of the action.<sup>[32]</sup> Inspired by the biological neuron system, neuromorphic transistors have the capacity to integrate and process multi-input information. This capability enables them to bestow conventional Boolean logic operations with a more sophisticated and advanced approach. For instance, the requirements of complex wiring and a large number of conventional CMOS transistors can be avoided by using the dendritic integration capability of a single neuromor-

phic transistor, which is of great significance to build artificial neural networks with high integration and computing efficiency in future.<sup>[33–34]</sup>

### 3. Boolean Logic Operations in Neuromorphic Transistors Based on CMOS Technology

The utilization of CMOS technology to construct logic gate circuits is a common approach to implementing Boolean logic operations in neuromorphic transistors. In CMOS-based logic devices, n-type and p-type transistors often appear in pairs. Taking 2D trending materials as an example, the dynamic regulation of 2D FET between p-type and n-type can be realized by imposing different electric fields. Chen et al. use bipolar WSe<sub>2</sub> as the channel material to prepare a double-gate transistor.<sup>[35]</sup> As shown in Figure 2a, by adjusting the polarity of the dual gates ( $V_{gA}$  and  $V_{gB}$ ), the device can be tuned between n-n, n-p, p-p, and p-n types. For example, when the  $V_{gA}$  input is greater than 0 V and the  $V_{gB}$  input is less than 0 V, an n-p type device is obtained, i.e., a CMOS structured logic device. Furthermore, as the charge carrier flow direction in the device channel can be reversed by changing the polarity of drain voltage ( $V_{ds}$ ), the authors successfully realize a reconfigurable logic function



**Figure 2.** Boolean logic operations in neuromorphic transistors based on CMOS technology. a) Structural diagram of a dual-gate transistor based on a bipolar WSe<sub>2</sub> channel. Reproduced with permission.<sup>[35]</sup> Copyright 2020, Springer Nature. b,c) The reconfigurable logic function circuit constructed by two WSe<sub>2</sub> transistors and the corresponding logic operations. Reproduced with permission.<sup>[35]</sup> Copyright 2020, Springer Nature. d,e) Structural diagram of a CMOS device based on an electrolyte-gated transistor (EGT) and the corresponding Boolean logic operation circuit. f) Schematic diagram of the MoS<sub>2</sub>-based floating-gate field-effect transistor (FGFET). Reproduced with permission.<sup>[43]</sup> Copyright 2020, Springer Nature. g) Circuit schematic of the programmable inverter. Reproduced with permission.<sup>[43]</sup> Copyright 2020, Springer Nature. h) The relationship table among FGFET's floating gate storage state (Q), logic input (IN), memory logic state (X<sup>(Q)</sup>), and output voltage (OUT). Reproduced with permission.<sup>[43]</sup> Copyright 2020, Springer Nature. i) Schematic illustration of the three storage states of the floating gate. j) Dual-input logic memory unit. Reproduced with permission.<sup>[43]</sup> Copyright 2020, Springer Nature. Logic gate operations including NAND, NOR, XOR, etc. can be performed by adjusting the pre-storage state (Q<sub>1,4</sub>) in the floating gate of each device. Reproduced with permission.<sup>[43]</sup> Copyright 2020, Springer Nature.

circuit by using two gate terminals ( $V_{gA}$  and  $V_{gB}$ ) and the  $V_{ds}$  as input signals to cascade two devices (Figure 2b). Figure 2c indicates the statistical output results of the reconfigurable logic function circuit under different input states (logic “1” as the high voltage input, logic “0” as the low voltage input). By adjusting the input state of  $V_{IN2}$ , the logic conversion of AND gate (AB) and OR gate (A+B) can be achieved. In addition, this reconfigurable logic function circuit also realizes other logic gate functions, including material implication (IMP) gate ( $A+\bar{B}$ ), not material implication (NIMP) gate ( $A\bar{B}$ ), inverter ( $\bar{A}$ ), follower (A), and borrow output (Bout) ( $AB+A\bar{C}+B\bar{C}$ ). Notably, through the cascade of the three devices, the synaptic spike-timing-dependent plasticity (STDP) and plasticity enhancement/inhibition functions can also be imitated.<sup>[36–37]</sup>

In addition to 2D materials-based CMOS devices, electrolyte-gated transistor (EGT) is also intensively investigated for logic gates and recently emerging neuromorphic transistors due to its unique electric double layer (EDL) that can continuously regulate channel carriers.<sup>[38–41]</sup> Yao et al. report an EGT based on a p-type organic electrochemical transistor (OECT) and an n-type electric double-layer transistor (EDLT) (Figure 2d).<sup>[42]</sup> Based on the electrolyte-gated device, the authors fabricate NOR and NAND logic gates through the extended circuit as shown in Figure 2e. In addition to the CMOS cascading expansion, Marega et al. explore the utilization of a floating gate field effect transistor (FGFET) prepared by large-area  $\text{MoS}_2$  to realize the function of programmable logic (device structure in Figure 2f).<sup>[43]</sup> FGFET, as the earliest reported neuromorphic transistor, can effectively implement programmable logic functions by changing the state of stored charges in its floating gate.<sup>[44]</sup> Figure 2g shows the circuit diagram of the programmable inverter, in which the gate is used to set the charge storage state of the floating gate and as the input terminal ( $V_{IN}$ ) for logic operations. The  $V_{IN}$  inputs of 0 and 1 V correspond to logic outputs of “0” and “1”, respectively. The resultant relationship of floating gate storage state ( $Q$ ), logic input (IN), memory logic state ( $X^{(Q)}$ ), and output voltage (OUT) is shown in Figure 2h. The three states of  $Q$  indicate the charge storage states in Figure 2i (I–III). For the states  $Q = 1$  and  $Q = 3$ , due to the strong charge doping in the floating gate, the input cannot influence the output as the channel remains closed ( $Q = 1$ ) or open ( $Q = 3$ ). For the state of  $Q = 2$ , the weaker charge doping in the floating gate makes the device state directly reflect the input logic state ( $X^{(2)} = \text{IN}$ ), allowing the circuit to operate as an inverter. On this basis, the authors also propose a dual-input logic memory unit (Figure 2j). By adjusting the pre-stored state ( $Q_{1-4}$ ) in the floating gate of each device, any logic operation including NAND, NOR, XOR, and other logic gates can be conducted. The development of reconfigurable logic based on emerging neuromorphic transistors are critical to high-performance computing in the future.

#### 4. Boolean Logic Operations in Neuromorphic Transistors Based on Dendritic Integration

The neuromorphic transistors summarized above are based on CMOS technology to build n-p type structure or to implement inverter function for Boolean logic operations. In contrast, neuromorphic transistors also offer the capability of dendritic integration, enabling a single device to carry out multiple Boolean


logic operations and logic conversions. Since 2016, significant advancements have been made in the field of Boolean logic operations based on neuromorphic transistors. In this review, we focus on the Boolean logic operations implemented by neuromorphic transistors (the development timeline is shown in Figure 3). The modulation strategy for performing Boolean logic operations is classified into electrical input,<sup>[45–49]</sup> optical input,<sup>[34,50]</sup> and synergistic optical/electrical input,<sup>[29,51–52]</sup> and recently emerging triboelectric<sup>[47]</sup> and thermal<sup>[49]</sup> modulation. By utilizing diverse signal input and modulation strategies, reported devices show different Boolean logic operation capabilities. Some devices demonstrate a single Boolean logic operation, while others exhibit the capability to achieve logic gate conversion or reconfigurable logic through the modulation (i.e., a single device can realize the conversion of AND and OR logic gates). Additionally, the utilization of diversified modulation signals is crucial for neuromorphic transistors to accurately simulate real environmental perception. Moreover, incorporating multiple/hybrid modulation modes can further expand the functionalization of neuromorphic transistors. During the discussion of different modulation strategies, the classification of active materials and device structures is further refined within each modulation type. It is believed that neuromorphic transistors will endow the Boolean logic operations with more sophisticated characteristics, providing new solutions for the next generation of interactive in-memory computing and multi-modal, low-power, and large-scale intelligent systems with neuromorphic features.<sup>[53]</sup>

#### 5. Boolean Logic Operations Based on Electrical Input: Electronic Boolean Logic

Electrical input serves as the primary and most crucial method of input for neuromorphic transistors, facilitating effective regulation of channel carriers through the application of electrical stimulation to the gate. Typically, implementation of multiple spatiotemporal inputs requires the fabrication of multiple gates.

##### 5.1. Electrical Input-Based Boolean Logic Operations

Figure 4a shows the schematic illustration of the neuron structure by electrical modulation. In this section, we introduce the Boolean logic operation solely based on electrical input. Devices that fall into this category can realize AND, OR, or other logic gate operations through dendrites integrating two electrical inputs. Neuromorphic transistors based on one-dimensional (1D) nanomaterials usually use polymer electrolytes as gate dielectrics. When a low voltage is applied, the ions present in the polymer electrolyte migrate directionally, creating an EDL at the interface between the active semiconducting layer and the gate-insulating layer. This formation of the EDL induces EPSC within the nanowire channel.<sup>[54–56]</sup> Usually, the gate electrode acts as the pre-synapse, and the nanowire channel corresponds to the post-synapse. In addition, combining 1D nanomaterials with polymer electrolytes has many excellent physicochemical properties<sup>[57–58]</sup>; Due to the high specific surface area, 1D nanomaterials (e.g., nanowires, nanorods, nanofibers) can provide better conductive channels for ions at the interface between the active materials and




**Figure 3.** Development timeline of Boolean logic operations in neuromorphic transistor based on dendritic integration.

the electrolyte so as to enhance the ionic conductivity. In addition, owing to the reduced Young's modulus of the 1D nanomaterials, the device can maintain high ionic conductivity even under a bending state.<sup>[59]</sup> Moreover, EGT is feasible for multigate structure combined with dendrite-like integration function to process multiple input signals simultaneously, allowing low-power consumption and sophisticated characteristics.<sup>[60]</sup> So far, many studies have demonstrated various organic electrolytes (e.g., chitosan, starch, and composite organic compounds) for the gate dielectrics of EGTs.<sup>[61]</sup> Zou et al. uses lithium perchlorate mixed with polyethylene oxide polymers (PEO/LiClO<sub>4</sub>) as the electrolyte gate and SnO<sub>2</sub> nanowires as neuromorphic transistor channels (Figure 4b).<sup>[62]</sup> Lei et al. use polyvinyl alcohol (PVA) polymer as the gate dielectrics and Li<sub>7</sub>La<sub>3</sub>Zr<sub>2</sub>O<sub>12</sub> (LLZO) nanofibers as the neuromorphic transistor channel (Figure 4c).<sup>[63]</sup> To realize the Boolean logic applications based on the neuromorphic transistors, they all adopt a dual-gate structure design to implement the input logic of "00", "01", "10", "11", corresponding to no voltage applied to G<sub>1</sub> and G<sub>2</sub>, voltage applied to G<sub>1</sub>, voltage applied to G<sub>2</sub>, and voltage applied to G<sub>1</sub> and G<sub>2</sub> at the same time, respectively. The achieved output results of the AND logic gate are shown in Figure 4d. When the EPSC amplitude is greater than the thresh-

old of 0.40 mA, it represents a logic "1", otherwise it represents a logic "0".

2D materials have exhibited significant potentials in information sensing, storage, and processing because of their unique layered structure, atomic thickness, large on/off current ratio, and high charge carrier mobility.<sup>[24,64–66]</sup> Based on the dynamic characteristics of biological synapses, 2D material transistors are widely adopted to emulate the function of biological synapses.<sup>[67–70]</sup> When it is combined with the unique structure of the FGFET, the 2D transistor is able to perform digital logic processing and data storage more effectively based on the nonvolatile logic operation characteristics and machine learning-assisted data analysis capacity. A 2D WSe<sub>2</sub> FGFET prepared by Hou et al. is demonstrated as a logic storage transistor with sensing-storage-processing functions.<sup>[71]</sup> According to the device structure in Figure 4e, the WSe<sub>2</sub> floating gate can be adjusted by both the bottom and top gates. When the logical input is "10" (positive bias on V<sub>BC</sub> and negative bias on V<sub>TC</sub>), the output current is  $\approx 10^{-11}$  A to represent the logical output of "0" (Figure 4f). When the logical input is "11" (positive bias on both V<sub>BC</sub> and V<sub>TC</sub>), the output is  $\approx 10^{-7}$  A, representing the logical output of "1" (Figure 4g). Furthermore, as the logic outputs can be stored



**Figure 4.** Electrical input-based Boolean logic operations of low-dimensional materials. a) Schematic diagram of neuron structure with dendrites integrating electrical input. Reproduced with permission.<sup>[62]</sup> Copyright 2017, Springer Nature. b) Structure diagram of EGT based on one-dimensional SnO<sub>2</sub> nanowires. c,d) Structure diagram of EGT based on Li<sub>7</sub>La<sub>3</sub>Zr<sub>2</sub>O<sub>12</sub> (LLZO) nanofibers and the output results of AND logic gates. e) Structure diagram of FGFET based on WSe<sub>2</sub>. f,g) The logical input and output results of WSe<sub>2</sub>-based FGFET when the logic inputs are “10” and “11”. This is AND logic gate.


in-situ in the device channel, the AND logic gate can be implemented through a single FGFET without additional storage units and operations. Therefore, the device can be highly integrated and functionalized.

The fourth-generation oxide semiconductor material represented by IGZO is a new generation of high-performance channel material, which has higher electron mobility, lower processing temperature, and better compatibility than amorphous silicon ( $\alpha$ -Si).<sup>[72–73]</sup> For instance, Shao et al. demonstrate an IGZO EGT with sol-gel treated silicon dioxide electrolyte film as the gate dielectrics (Figure 5a).<sup>[74]</sup> The device is capable of working at a low voltage (<2 V) and achieves a high on/off ratio (>10<sup>7</sup>). Kim et al. choose to use natural milk polymer as the gate dielectrics to prepare EGT with IGZO channels (Figure 5b).<sup>[75]</sup> The composition of cow’s milk contains casein, lactose, and a large number of mobile protons.<sup>[76–77]</sup> It is the presence of protons in cow’s milk that allows the device to exhibit typical EPSC behaviors through a strong capacitive coupling effect. Other natural protein materials have also been used for neuromorphic transistors, such as egg white protein, silk fibroin, and keratin, etc.<sup>[78–79]</sup> In terms of Boolean logic operations, this type of oxide-based neuromorphic transistor also uses two coplanar gates as two presynapses for logic inputs. As shown in Figure 5c, the output result takes EPSC 300 nA as the threshold, and the amplitude is greater than 300 nA as the logic result “1”, otherwise it is “0”. Based on the super-linear spatial summation behavior of neuromorphic transistors, the AND logic operation is successfully implemented.

Organic semiconductor transistors are also promising for neuromorphic transistor applications due to good flexibility, biocompatibility, low cost, and excellent process compatibility.<sup>[80–81]</sup> Qian et al. employ poly(3-hexylthiophene) (P3HT) as the channel and ion gel as gate dielectrics to prepare organic EGT for biological synaptic behaviors (Figure 5d). In this organic artificial synapse, the presence of mobile ions [TFSA]<sup>−</sup> in the ion gel dielectrics plays a decisive role in triggering the EPSC—the open structure of P3HT enables the doping of ions when subjected to an electric field. In terms of Boolean logic applications, as shown in the structure diagram, two coplanar gates are used as input terminals. The logical input and output results are shown in Figure 5e. The EPSC amplitudes induced by two individual gate voltages are −1.2 and −1.26  $\mu$ A, respectively, which are slightly smaller than the cotriggered EPSC amplitude of −1.53  $\mu$ A. Based on the sublinear dendritic integration behavior of neuromorphic transistors, the OR logic gate operation is successfully realized.

An inorganic EGT is proposed by Wei et al. with SnO<sub>2</sub> nanoparticles (SONPs) as channel materials and electrolyte/polymethyl methacrylate (PMMA) films on poly (ethylene naphthalate) flexible substrates as gate dielectrics (Figure 5f).<sup>[82]</sup> Electrolyte/PMMA membrane is used to simulate the synaptic cleft. The migration behavior of Li<sup>+</sup> in the electrolyte is similar to that of synaptic neurotransmitters, which is used to induce EPSC.<sup>[67]</sup> In addition, under the action of an electric field, Li<sup>+</sup> ions will be electrochemically doped into the SONP channel. PMMA as a modified layer can reduce the electron traps at the





**Figure 5.** Electrical input-based Boolean logic operations of bulk materials. a) Structure diagram of EGT based on IGZO and sol-gel treated silica electrolyte. b,c) Structure diagram of EGT based on IGZO and milk polymer electrolyte, and the input and output results of the corresponding AND logic gate. d,e) Structure diagram of organic EGT based on poly(3-hexylthiophene) (P3HT) and ion gel electrolyte, and the input and output results of the corresponding OR logic gate. f) Structure diagram of EGT based on SnO<sub>2</sub> nanoparticles (SONPs) and electrolyte/PMMA film as gate dielectric. Reproduced with permission.<sup>[82]</sup> Copyright 2021, Elsevier. g,h) Structure diagram of neuromorphic transistor based on inorganic phase change material (PCM) SrCoO<sub>x</sub>, and the corresponding Boolean logic input and output results. The AND and OR logic gates are only switched by different threshold settings. Reproduced with permission.<sup>[17]</sup> Copyright 2019, John Wiley and Sons.


electrolyte/channel interface and alleviate the volume expansion of device channel caused by electrochemical doping.<sup>[83–84]</sup> In the application of Boolean logic, the inorganic neuromorphic transistor uses two coplanar gates to construct multiterminal input to simulate the logic operation ability of parallel information processing.<sup>[85]</sup> In addition, the influence of different input intervals on the results of AND logic gates is studied, which is highly fault-tolerant under high-frequency operations. Huang et al. propose a neuromorphic transistor based on an inorganic phase change material (PCM) with SrCoO<sub>x</sub> (SCO) film as the channel (Figure 5g).<sup>[17]</sup> By applying gate bias, the channel materials can be doped by regulating the oxygen ions produced by the hydrolysis reaction of trace water in ionic liquid electrolytes. SCO can be reversibly transformed into limonite SrCoO<sub>2.5</sub> and perovskite SrCoO<sub>3.6</sub>.<sup>[15,86]</sup> Thus, the channel can undergo a reversible transition between the low and high conductance states. When a negative gate voltage is applied, oxygen ions in the electrolyte are inserted into the channel material, causing the channel to transform into a high-conductance phase. Conversely, applying a positive gate voltage induces the extraction of oxygen ions from the channel, converting the channel into a low-conductance phase. Here, the gate electrode and the inorganic channel are used to simulate the presynapse and postsynapse of the biological neuron, respectively, and the oxygen ions in the electrolyte act as neuronal transmitters. In the application of Boolean logic operations, two coplanar gates are used as the logic input terminals (input 0 V defined as logic input “0”, input –1 V defined as logic input “1”). The Boolean logic operation and logic output are shown

in Figure 5h. By defining different EPSC threshold values (5 or 4 nA), the logic gates can be tuned between AND and OR function. The realization of multiple logic gates and nonvolatile logic output results are of utmost important for versatile neuromorphic computing.<sup>[87–88]</sup>

## 5.2. Electrical Modulation for Electronic Boolean Logic

Neuromorphic transistors with multiple presynaptic inputs can be modulated by multiple electrical signals or different types of electrical stimuli (e.g., triboelectricity, piezoelectricity, and pyroelectricity) to achieve dynamic modulation logic functions (Figure 6a). The neuromorphic transistors can realize various logic gate operations of AND, OR, NAND, and NOR by integrating two electrical inputs and a modulation signal through dendrites. Furthermore, the incorporation of nonvolatile memory properties into these logic gates enhances their effectiveness in machine learning and data analysis applications.<sup>[88–90]</sup>

2D materials can be effectively combined with various electrolytes to form EGTs, which offer a facile method for preparing multigate structures and performing various logic operations. Du et al. use 2H-MoS<sub>2</sub> as the semiconductor channel, and N,N-diethyl-N-(2-methoxyethyl)N-methylammonium bis(trifluoromethyl sulfonyl)imide ionic liquid as the gate dielectrics to prepare EGT (Figure 6b).<sup>[91]</sup> In EGTs, the top gate (Gate 1) and bottom gate (Gate 2) serve as two inputs, while the drain current is regarded as the output. When different electric



**Figure 6.** Boolean logic operations based on electrical input and electrical/triboelectric modulation. a) Schematic diagram of neuron structure with dendrites integrating electrical input and electrical/triboelectric modulation. b) Structure diagram of EGT based on  $MoS_2$  and ionic liquid electrolyte. Reproduced with permission.<sup>[15]</sup> Copyright 2018, John Wiley and Sons. c,d) Structure diagram of EGT based on  $MoS_2$  and PVA electrolyte. Reproduced with permission.<sup>[19]</sup> Copyright 2018, Elsevier. Reproduced with permission.<sup>[46]</sup> Copyright 2017, John Wiley and Sons. e) Structure diagram of EGT based on Graphdiyne (GDY)/ $MoS_2$ . Reproduced with permission.<sup>[93]</sup> Copyright 2021, John Wiley and Sons. f) Structure diagram of 2D ferroelectric transistors (FeFET) based on unipolar  $MoS_2$  and bipolar  $MoTe_2$  as channel materials and P(VDF-TrFE) as ferroelectric gate dielectrics. g) The output result of AND gate operation performed by  $MoS_2$ -FeFET and XOR gate operation performed by  $MoTe_2$ -FeFET. h) Structure diagram of 2D FeFET based on  $MoS_2$  as channel material and  $Hf_{0.5}Zr_{0.5}O_2$  (HZO) ferroelectric as gate dielectric. i) The polarization field and logic state of ferroelectrics are adjusted by back gate bias ( $V_{BG}$ ).  $V_{BG} = +5$  V, HZO is a nonvolatile logical state "1".  $V_{BG} = -5$  V, HZO is a nonvolatile logical state "0". j) Boolean logic input and output results based on HZO logic state and top gate input. AND and OR logic gates can be implemented. k) Structure diagram of FGFET based on  $MoS_2$  as the channel material and Au nanoparticles (Au NPs) as the floating gate. l) The output of electrical signal is used as the logic input, and triboelectric nanogenerator (TENG) is used as the modulation terminal to perform AND and OR logic switching functions. Reproduced with permission.<sup>[98]</sup> Copyright 2020, Wiley. m) Structure diagram of EGT based on IGZO and graphene oxide (GO)/PVA electrolyte. Reproduced with permission.<sup>[99]</sup> Copyright 2021, Springer Nature. n) Structure diagram of EGT based on IGZO and PVA electrolyte. Reproduced with permission.<sup>[99]</sup> Copyright 2021, Springer Nature. o,p) Structure diagram of EGT based on IGZO and pectin electrolyte, and the input and output results of corresponding AND and OR logic gate operations.

pulses are applied to the Gate 1 to change the conductance state of the transistor, the device can enable the conversion between AND and OR logic gates and exhibit a programmable logic operation function. Jiang et al. and Xie et al. use MoS<sub>2</sub> as the semiconductor channel and PVA as the electrolyte for proton transport to prepare 2D EGT (Figure 6c,d).<sup>[46,92]</sup> Yao et al. use Graphdiyne (GDY)/MoS<sub>2</sub> to prepare EGT (Figure 6e).<sup>[93]</sup> In these three studies, a three-terminal input structure is adopted, two of which are used as logic input gate terminals, and the other is used as logic modulation gate terminal ( $G_m$ ). By changing the amplitude of the modulation terminal bias, the transistor conductance state can be adjusted, thereby realizing the conversion of AND and OR logic gates.

Ferroelectric materials have tunable and nonvolatile polarization characteristics, fast response, and long-term data retention capacity, so they are widely used in the construction of artificial neuromorphic transistors and have great advantages in non-volatile logic gates and in-memory computing.<sup>[94–96]</sup> Luo et al. use stacked unipolar MoS<sub>2</sub> and bipolar MoTe<sub>2</sub> as channel materials, and use P(VDF-TrFE) as the top and back ferroelectric gate dielectrics to prepare 2D ferroelectric gate field-effect transistor (FeFET) and realize the non-volatile logic gate function (Figure 6f).<sup>[97]</sup> The top and back ferroelectric gates are used as two logic inputs. MoS<sub>2</sub>-FeFET can perform AND logic gate operation, while MoTe<sub>2</sub>-FeFET is used to perform XOR logic gate operation. The logic output results of the two devices are shown in Figure 6g. The AND and XOR logic gates can be combined to complete the operation of half adder. Huang et al. use MoS<sub>2</sub> channel paired with Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> (HZO) ferroelectric dielectrics (high coercive electric field and high dielectric constant) to prepare 2D FeFET (Figure 6h).<sup>[98]</sup> As shown in Figure 6i, by applying a +5 V pulse to the back gate, the HZO can be polarized to attract electrons in the channel, resulting in a nonvolatile state “1”. Conversely, when a -5 V pulse is applied to the bottom gate, the HZO polarization will repel the electrons in the channel and become a nonvolatile state “0”. Moreover, the top gate can be used as an additional input terminal. When the input value is set to -3 V (logic input “1”) and -4.5 V (logic input “0”), the device can implement AND logic gate. When the input of the top gate is set to 5.5 V (logic input “0”) and -4.3 V (logic input “1”), the device can implement OR logic gate with corresponding results in Figure 6j. Accordingly, the polarization state of HZO is preset by the back gate, and the logic conversion function can be realized by changing the top-gate input.


Yang et al. prepare a MoS<sub>2</sub> artificial synapse with multifunctional mechano-synaptic-plasticity by using Au nanoparticles (AuNPs) as the floating gate layer (Figure 6k).<sup>[47]</sup> Triboelectric nanogenerator (TENG), which can be readily used as a gate control, endows neuromorphic devices with multifunctionality and active cognition. A simple artificial neural network is demonstrated through three FGFETs to implement the logic conversion function of neural morphology between AND and OR. Three FGFETs are connected in parallel, in which two of them use electrical input as logic input, and the third device uses the triboelectric potential to implement the logic modulation process. The voltage input of 100 V and -100 V are regarded as logic input “1” and “0”, and the logical output is shown in Figure 6l. When the EPSC threshold is set as 6.1  $\mu$ A, the device can realize AND logic gate (or OR logic gate) with the triboelectric modulation voltage at

-100 V (or 100 V). Therefore, the neuromorphic logic calculation can be mechanically switched through the triboelectric potential of TENG.

For oxide neuromorphic transistors, researchers commonly use IGZO as channel material and different electrolytes as gate dielectrics to effectively combine multigate to realize the function of programmable logic gate. For instance, Wang et al. employ graphene oxide (GO)/PVA composite solid electrolyte gate (Figure 6m).<sup>[28]</sup> Dai et al. use PVA as the dielectric layer (Figure 6n).<sup>[99]</sup> And Guo et al. explore the use of pectin as the electrolyte dielectrics (Figure 6o).<sup>[31]</sup> As shown in Figure 6p, when two of the three gates are used as logic inputs and changing the third input bias of the modulation terminal, the neuromorphic transistor can effectively realize the conversion between AND and OR logic gates.

### 5.3. Optical Modulation for Electronic Boolean Logic

In addition to electrical modulation, dendrites can also integrate optical and thermal stimulation as the modulation signals, and implement various logic gate operations of AND, OR, NAND, and NOR (Figure 7a). In the 2D materials family, the transition metal dichalcogenides (TMDCs), represented by MoS<sub>2</sub> and WS<sub>2</sub>, have broad applications in the fields of photodetectors and memory devices due to their excellent optical characteristics.<sup>[100–102]</sup> Specifically, TDMC exhibits persistent photoconductivity (PPC), wherein it can trap photogenerated carriers through impurities and defects. As a result, even after the light source is removed, TDMC can sustain a photocurrent for a specific duration. This unique characteristic of PPC of TDMC allows its utilization in the development of diverse types of neuromorphic devices that simulate synaptic functions.<sup>[103–104]</sup> For instance, Zhang et al. construct a heterostructure phototransistor using WS<sub>2</sub>/MoS<sub>2</sub> as shown in Figure 7b.<sup>[105]</sup> It adopts a dual-gate structure and uses graphene to lower the contact resistance. The dual-gate enables simultaneous modulation on the heterojunction at the WS<sub>2</sub>/MoS<sub>2</sub> interface and the homojunction in WS<sub>2</sub>, which is beneficial to enhance the performance of phototransistors. In terms of Boolean logic applications, the two gates are used as the input terminals of the logic (gate bias at 0 V is the logic input “1”; gate bias in negative value is the logic input “0”). In addition, the 532 nm light is used as the optical modulation signal (turning on the light is logic “1”; turning off the light is logic “0”). Corresponding logic input and output results are shown in Figure 7c. By setting the threshold at  $\approx 10^{-9}$  A, and using the logic inputs “00, 01, 10, 11” along with a light modulation logic of “0”, the resulting output is “0, 0, 0, 1”. This configuration effectively implements an AND logic gate. Also, when the optical modulation logic is set to “1”, the output result yields “1”, thereby realizing an OR logic gate. In addition, when the voltages of -3 V and 0 V are applied to the back gate and the top gate, respectively, the homojunction formed at the interface between WS<sub>2</sub> and the gate electrode results in electron traps, and the trapping of photogenerated charge carriers due to the PPC effect. Therefore, after turning off the light, the drain current in Figure 7c (marked in the circle) shows a gradual and slow decrement. This outcome holds significant advantages for emulating the migration process of neurotransmitters in biological synapses.<sup>[106–108]</sup>



**Figure 7.** Boolean logic operations based on electrical input and optical/thermal modulation. a) Schematic diagram of neuron structure with dendrites integrating electrical input and optical/thermal modulation. b,c) Schematic diagram of  $WS_2/MoS_2$  heterostructure transistor and the corresponding input and output results of Boolean logic performed based on electrical input and optical modulation. This operation implements the coupling of AND and OR logic gates. d,e) Schematic diagram of the EGT based on  $CsPbBr_3$  combined with organic semiconductor DPP-DTT as channel material and ion-conducting cellulose nanopaper (ICCN) as electrolyte, and corresponding input and output results of Boolean logic performed based on electrical input and optical modulation. Reproduced with permission.<sup>[48]</sup> Copyright 2022, Elsevier. This operation realizes the conversion of the four logic gates of AND, OR, NAND, and NOR. f,g) Schematic diagram of the structure of the EGT based on IGZO and chitosan electrolyte, and the output results of implementing Boolean logic based on electrical input and temperature modulation. Reproduced with permission.<sup>[49]</sup> Copyright 2022, Springer Nature. This operation implements the conversion from AND to OR logic gates as the temperature increases.

Inorganic perovskite  $CsPbBr_3$  quantum dots (QDs) have been widely used in the field of optoelectronics thanks to their excellent light absorption and narrow exciton binding energy.<sup>[109–111]</sup> Zhang et al. use  $CsPbBr_3$  in conjunction with organic semiconductor DPP-DTT as the channel material, while utilizing ionically conductive cellulose nano-paper (ICCN) as the gate dielectrics to prepare an optoelectronic EGT (Figure 7d).<sup>[48]</sup>  $CsPbBr_3/DPP-DTT$  exhibits light-responsive behavior, while ICCN can form an EDL when subjected to electrical modulation. This unique combination allows the phototransistor to emulate synaptic characteristics and operate efficiently at ultralow voltages. In terms of Boolean logic applications, two coplanar gates are used as logic inputs, and the light is used as the modulation strategy to

trigger the conversion of different logic functions. The device represents a logic “0” input under no gate bias condition. When a negative pulse is applied (representing a logic “1”) without optical modulation, the device functions as an AND logic gate. In the presence of weak light modulation, the device can function as an OR logic gate. Conversely, if a positive pulse is applied (also representing a logic “0”), the device can operate as a NOR logic gate under weak light modulation. However, under strong light modulation, the device functions as a NAND logic gate, exhibiting the opposite behavior. Corresponding logic input and output results are shown in Figure 7e (setting the threshold at  $-60$  pA). The above work demonstrates that one single neuromorphic transistor can realize the conversion of various Boolean

**Table 1.** Boolean logic operations based on electrical input.

Modulation strategy	Type	Device structure	Channel materials	Gate dielectric	Logic	Ref.	
\	1D	EGT	SnO <sub>2</sub> NW	PEO/LiClO <sub>4</sub>	AND	[62]	
		EGT	InZnO	PVA/LLZO	AND	[63]	
	2D	FGFET	WSe <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>	AND	[71]	
		Oxide	EGT	IGZO	Sol-gel Silica	AND	[74]
	Electricity	Organics	EGT	IGZO	Bovine milk polymer	AND	[75]
			EGT	P3HT	Ion Gels	OR	[45]
		Inorganic	EGT	SnO <sub>2</sub> NP	Li <sup>+</sup> electrolyte	AND	[82]
			PCM	SrCoO <sub>2.5</sub>	Ionic Liquid	AND, OR	[17]
	Electricity	2D	EGT	MoS <sub>2</sub>	Ionic Liquid	AND/OR	[91]
			EGT	MoS <sub>2</sub>	PVA Proton Conductor	AND/OR	[46]
EGT			MoS <sub>2</sub>	PVA Electrolyte	OR	[92]	
EGT		GDY/MoS <sub>2</sub>	Li <sup>+</sup> electrolyte	AND/OR	[93]		
FeFET		MoS <sub>2</sub> , MoTe <sub>2</sub>	P(VDF-TrFE)	AND/OR, XNOR/OR	[97]		
FeFET		MoS <sub>2</sub>	Hf <sub>0.5</sub> Zr <sub>0.5</sub> O <sub>2</sub> , Al <sub>2</sub> O <sub>3</sub>	AND/OR	[98]		
Triboelectricity		FGFET	MoS <sub>2</sub>	HfO <sub>2</sub>	AND/OR	[47]	
Electricity	Oxide	EGT	IGZO	PVA/GO	AND/OR	[28]	
		EGT	IGZO	\	AND/OR	[99]	
		EGT	IGZO	Pectin	AND/OR	[31]	
Light	2D	Heterostructure FET	WS <sub>2</sub> /MoS <sub>2</sub>	HfO <sub>2</sub>	AND, OR	[105]	
			Organic	EGT	CsPbBr <sub>3</sub> +DPP-DTT	ICCN	AND/OR/NAND/NOR
Temperature	Oxide	EGT	IGZO	Chitosan	AND/OR	[49]	

logic gates by comodulation of electricity and light, which greatly enriches the synaptic plasticity of the device for information processing.

#### 5.4. Thermal Modulation for Electronic Boolean Logic

Organic semiconductors exhibit sensitivity to ambient temperature, making them highly suitable for implementation in transistors. In thermal-sensitive neuromorphic transistors, temperature-sensitive electrolytes can be utilized as gate dielectrics to effectively regulate synaptic plasticity. This regulation is achieved through the influence of thermodynamic processes within the electrolyte, which directly impacts the migration of ions or protons involved in synaptic function.<sup>[112–113]</sup> Zhu et al. fabricate temperature-sensitive IGZO neuromorphic transistors with chitosan electrolyte gate dielectrics (Figure 7f).<sup>[49]</sup> Two coplanar gates are used for logic gate input, and the EPSC threshold of the logical output result is set at 30 nA. The logical output results at different temperatures are shown in Figure 7g. At 20 °C, all the logical operation results are less than the threshold. At 40 °C, the logic input is “11”, and the EPSC is about 56.1 nA, which corresponds the logic result “1” (this is the AND logic gate). When the temperature reaches 60 °C, at the logic input of “10” and “01”, the EPSC is ≈58.6 and 60.0 nA, corresponding to the logical result of

“1” (this is the OR logic gate). The logic conversion by changing external temperature provides a new way for Boolean logic operation, playing a crucial role in the realization of a bionic perceptual neuromorphic system.

#### 5.5. Section Summary

In Table 1, we summarize different Boolean logic operations based on electrical inputs. In both low-dimensional materials and bulk materials, a wide range of electrolytes are predominantly used as gate dielectrics. The electrolyte dielectrics can effectively regulate the conductance state of the channel for simulating synaptic function due to long-range polarization in electrolyte dielectrics. This allows construction of coplanar multigate structures and their ease of use in Boolean logic operations. The function of a single logic gate, e.g., an AND logic gate, can be realized by adopting two-gate architecture. Moreover, adding a third gate and changing its bias voltage allows advanced logic operation switching the logic gates to realize a programmable logic, e.g., AND and OR logic gates. This multigate structure can imitate the integration function of dendrites to process multiple input signals simultaneously. Furthermore, the electrolyte-gated neuromorphic transistors can be constructed by using photo-responsive materials as channels, which implements the logic

conversion by adjusting the optical power without the third gate. In addition, the utilization of temperature-sensitive electrolytes including chitosan enables performing the logical conversion of AND and OR logic gates by manipulating temperature. This advancement holds implication for the development of bionic-sensing neuromorphic systems. In addition to EGT, FeFETs with ferroelectric gate dielectrics and FGFETs based on various semiconductor materials also utilize double-gate structures for logic operations. The FeFET can adjust the polarization state of the ferroelectric gate dielectrics through the back gate. Different polarization states correspond to different logic input states, and the conversion of the logic gate can be realized by tuning the bias voltage of the top gate. The FGFET involves upper and lower gate structures on the gate dielectric, enabling the implementation of AND logic gates. By utilizing electrical inputs for Boolean logic operations, it is a widely adopted approach to construct a dual-gate structure capable of processing two logic inputs simultaneously.

## 6. Boolean Logic Operations Based on Optical Input: Photonic Boolean Logic

Most of the above-mentioned neuromorphic transistors use electrical stimulation as the Boolean logic input, which requires two or even three gate electrodes. However, electrical signals are not optimal in simulating human perception of external environmental stimuli. In contrast, optical neuromorphic transistors designed for light stimulation can replicate the human perception process, while also enabling multiterminal input without requiring additional electrodes. This allows for device miniaturization and faster response times.<sup>[23,114]</sup> Hence, utilizing light signals for Boolean logic calculations offers distinct advantages over electrical stimulation. Also, the optical neuromorphic transistor can be modulated by combining additional electrical stimulation to broaden the sensation fashion of the device.<sup>[60,68]</sup>

### 6.1. Electrical Modulation for Photonic Boolean Logic


The AND and OR logic gates can be realized through dendrites integrating two optical inputs and an electrically modulated signal (Figure 8a) and utilizing nanomaterials for the optical inputs offers several advantages due to their unique optical properties. 0D materials have light-absorbing capabilities from ultraviolet to near-infrared spectrum, while 2D materials have limited light absorption due to their ultra-thin structures.<sup>[115–116]</sup> Yin et al. fabricate optical neuromorphic transistors using boron-doped silicon nanocrystals (Figure 8b).<sup>[50]</sup> Light and electrical stimuli is introduced from the top and back gate of the device, respectively, to regulate synaptic plasticity by tuning the state of channel conductance. Inhibitory postsynaptic current (IPSC) can be triggered by applying 1342 nm wavelength light stimulation on the top gate and -50 mV electrical stimulation on the back gate, while the EPSC can be induced by applying 50 mV electrical trigger on the back gate. This behavior simulates the depolarization and repolarization process of the membrane potential in neuronal cells. In the application of Boolean logic, the two optical stimuli are used as the input terminals of the logic, and the electrical stimulation

is used as the modulation terminal of the logic. The amplitude variation of IPSC is regarded as the output signal of the logic (10 pA as the threshold value). Corresponding results are shown in Figure 8c,d. An applied positive bias electrical stimulation induces EPSC to inhibit the initially induced IPSC by light pulse, which leads to the overall amplitude of IPSC to be small (this is an AND logic gate). In contrast, a negative electrical stimulation causes a larger change in the IPSC (this is an OR logic gate). The optical logic input can directly reduce the number of device gates, and the coupling with electrical stimulation can further broaden the logic operation modes.

TMDs have been demonstrated with excellent optoelectronic properties. Zhang et al. use monolayer MoS<sub>2</sub> as the semiconductor channel and Pb(Zr<sub>1-x</sub>Ti<sub>x</sub>)O<sub>3</sub> (PZT) as the ferroelectric dielectric layer to construct the photonic-memristive system (PMS) (Figure 8e).<sup>[117]</sup> Under light stimulation, the photogenerated carriers produced in MoS<sub>2</sub> accumulate at the interface between the semiconductor channel and the dielectric layer, thereby influencing the polarization field of PZT. Upon removal of light, the device transitions from the low resistance state (LRS) to the high resistance state (HRS). When the light stimulation is applied again, the device recovers from HRS to LRS and changes the polarization direction of PZT to adjust the channel conductance. In addition to photogenerated carriers, a higher source-drain voltage also generates a larger channel current and leads the PZT to be strongly polarized downward. At this moment, the device turns into the HRS allowing multilevel storage. As shown in Figure 8f, the Boolean logic operations are performed by connecting two MoS<sub>2</sub>/PZT PMS in series with a 1 GΩ load resistor. The device is first brought into the initial HRS by using optical modulation. Two independent optical stimuli ( $P_{In,A}$  and  $P_{In,B}$ ) are used as the logic inputs, and the output voltage at the load is used as the logic output. This allows the operation of an AND logic gate (Figure 8g). Furthermore, the data can be stored for a relatively long time thanks to the storage properties of FeFET.

### 6.2. Optical Modulation for Photonic Boolean Logic

Figure 9a shows multiple logic gates of AND, OR, NAND, NOR, and XOR realized through dendrites integrating two optical inputs and one optical modulation signal. The use of light as the input and modulation signal is advantageous in terms of fast transmission speed, high bandwidth, and the ability to resist interference and crosstalk. Ahmed et al. construct an optical neuromorphic transistor using defective black phosphorus (BP) (Figure 9b).<sup>[118]</sup> Semiconducting BP has direct band gaps and high hole mobility, which enables detecting the spectral range from deep ultraviolet to infrared.<sup>[119–120]</sup> The induced defects during spontaneous oxidation of BP can result in unique optoelectronic properties.<sup>[121–123]</sup> The dissociation of ambient oxygen molecules on the surface of BP creates localized charge-trapping sites, resulting in a negative photocurrent when exposed to 365 nm light irradiation. This negative photocurrent can be effectively employed to emulate the IPSC in synaptic simulations. On the other hand, when exposed to 280 nm light, environmental hydrogen molecules split and passivate the oxygen sites, leading to a positive light response. This positive response is suitable for emulating the EPSC in synaptic simulations. Logical operations




**Figure 8.** Boolean logic operations based on optical input and electrical modulation. a) Schematic diagram of neuron structure with dendrites integrating optical input and electrical modulation. b-d) Schematic diagram of optical neuromorphic transistors based on boron B doped silicon nanocrystals (Si NCs), and the input and output results of implementing Boolean logic through optical input and electrical modulation. Reproduced with permission.<sup>[50]</sup> Copyright 2019, Elsevier. This operation implements the conversion of AND and OR logic gates. e) Schematic diagram of the FeFET based on MoS<sub>2</sub> as the channel material and Pb(Zr<sub>1-x</sub>Ti<sub>x</sub>)O<sub>3</sub> (PZT) as the ferroelectric gate dielectric. f,g) Circuit diagrams based on connecting two MoS<sub>2</sub>/PZT FeFETs in series with a 1 GΩ load resistor to perform Boolean logic operations, and the corresponding output results of Boolean logic operations. Reproduced with permission.<sup>[47]</sup> Copyright 2020, John Wiley and Sons.

can be performed by connecting two BP neuromorphic transistors in series (device structure in Figure 9b). In their work, the authors use light inputs of A and B for two BP-based devices. Turning on/off the light corresponds to logical input “1”/“0”, and the output current indicates the logic output. With Input A and Input B having wavelengths of 365 nm and 280 nm respectively, these two types of light induce the suppression and enhancement of the channel current, respectively. As single light irradiation can cause the change of the channel current individually, the suppression and enhancement of the channel current will be offset when the input light A and B are irradiated simultaneously. This case corresponds to an XOR logic gate whose resulting output is shown in Figure 9c. When the Input A and B have the same wavelength of 365 nm, the channel current changes as long as the light is irradiated (this is an OR logic gate, Figure 9d). Based on the positive and negative responses to different light irradiations through defect engineering, this work enriches the functions of BP devices and offers a new idea to the construction of new visual information processing and optoelectronic logic gates. Liang et al. fabricate a bidirectional photo-responsive de-

vice through PtSe<sub>2-x</sub> films synthesized by controllable selenization engineering (Figure 9e).<sup>[124]</sup> Due to the coupling between the positive photoconductivity effect of PtSe<sub>2</sub> and the negative radiative thermal effect of Pt, the photocurrent suppression and enhancement of the device are realized with light irradiation at 405 nm and 980 nm, respectively (i.e., IPSC and EPSC). Yang et al. construct a bidirectional photo-responsive device based on Bi<sub>2</sub>O<sub>2</sub>Se/graphene mixed structure (Figure 9f).<sup>[125]</sup> Light illumination at 365 nm and 635 nm decreases and increases the conductivity of the devices, respectively. In the Boolean logic operation, these devices use three input lights, two of which are for the basic inputs of the logic, and the other is for the modulation input of the logic. The logic output is shown in Figure 9g. As the light of 365 nm suppresses the photocurrent of Bi<sub>2</sub>O<sub>2</sub>Se/graphene, when it is used as the modulation signal, the logic output is less than the threshold of 2 μA at logic input “10” or “01” (this is an AND logic gate). When the 365 nm light is not applied, it yields an OR logic gate.

Metal oxide semiconductors (MOS) have high photosensitivity and charge-carrying capacity. This is because the light




**Figure 9.** Boolean logic operations based on optical input and optical modulation. a) Schematic diagram of neuron structure with dendrites integrating optical input and optical modulation. b–d) Schematic diagram of the optical neuromorphic transistor constructed by the defective black phosphorus (BP), and the input and output results of Boolean logic are performed by optical input and optical modulation. This operation realizes the conversion between XOR and OR logic gates. Reproduced with permission.<sup>[119]</sup> Copyright 2017, Wiley. e) Schematic diagram of bidirectional photo-responsive neuromorphic transistors based on PtSe<sub>2</sub> and Pt. Reproduced with permission.<sup>[124]</sup> Copyright 2022, Wiley. f,g) Schematic diagram of a bidirectional photo-responsive neuromorphic transistor based on Bi<sub>2</sub>O<sub>2</sub>Se and graphene, and the input and output results of performing Boolean logic through optical input and optical modulation. This operation realizes the conversion between OR and AND logic gates. Reproduced with permission.<sup>[125]</sup> Copyright 2020, Wiley. h) Schematic diagram of optical neuromorphic transistors based on CdS and ZnSnO (ZTO) heterostructure. i,j) The input and output results of performing AND logic gate operations. Reproduced with permission.<sup>[33]</sup> Copyright 2019, Elsevier.

stimulation leads to oxygen vacancy ionization in MOS and the slow recovery results in long-term photoconductivity. The light stimulation can easily change the electrical properties of MOS-based neuromorphic transistors and can be used to update its synaptic weight.<sup>[10,126–127]</sup> Chao et al. construct a heterogeneous optical neuromorphic transistor through CdS and ZnSnO (ZTO) (Figure 9h).<sup>[33]</sup> Through the narrow band gap of CdS, the heterojunction can respond to a wider spectral range and improve the inefficient generation of the photoinduced charge carriers. In addition, the different crystallinity of CdS and ZTO gives rise to a pronounced charge trap at the heterogeneous interface, which can reduce the recovery speed of photogenerated carriers, thus facilitating the emulation of synaptic behavior. In terms of Boolean logic, different logic operations can be performed by introduc-

ing light in different wavelengths. The on and off states of light can be defined as logical inputs “1” and “0”. Corresponding input and output results of the AND logical operations are shown in Figure 9i,j. When the blue and green light is irradiated to the device, the output surpasses the threshold of 1 μA, implementing the logic operation. Notably, the logic output of the device exceeds the threshold even when ultraviolet light is irradiated.

Organic optical neuromorphic transistors use light-sensitive materials to improve the light response range. Zhang et al. construct an optical neuromorphic transistor using GDY and graphene as the active heterostructure channel and octadecyltrimethoxysilane (OTMS) as the hydrophobic modification layer (Figure 10a).<sup>[32]</sup> GDY film acts as a photo-responsive charge-trapping layer because of its excellent light absorption and





**Figure 10.** Boolean logic operations based on optical input and optical modulation. a) Schematic diagram of an optical neuromorphic transistor constructed based on GDY and graphene heterostructure with organic octadecyltrimethoxysilane (OTMS) layer as the hydrophobic layer. Reproduced with permission.<sup>[132]</sup> Copyright 2021, Springer Nature. b–d) Schematic diagram of the optical neuromorphic transistor based on Tris(2-phenylpyridine) iridium (Ir(ppy)<sub>3</sub>) and poly(3,3-didodecylquaterthiophene) (PQT-12) organic heterojunction, and input and output results of Boolean logic operations performed through optical input and optical modulation. This operation implements the conversion of AND and OR logic gates. Reproduced with permission.<sup>[133]</sup> Copyright 2021, John Wiley and Sons. e) Schematic diagram of the optical neuromorphic transistor constructed based on PVP mixed with CsPbBr<sub>3</sub> QDs as the floating gate layer and PDVT-10 as the active layer. f) Schematic diagram of an optical neuromorphic transistor constructed based on two-dimensional imine polymers (2DPs) as the floating gate, PMMA as the gate dielectric, and pentacene as the active layer. g, h) The input and output results of Boolean logic operations are performed through optical input and optical modulation. This operation realizes the conversion between AND and OR logic gates. i) Schematic diagram of optical neuromorphic transistor based on perovskite single crystal MAPbBr<sub>3</sub> and ZnO heterostructure. Reproduced with permission.<sup>[134]</sup> Copyright 2022, Wiley. j–l) Schematic diagram of optical neuromorphic transistor based on pyrene-based graphdiyne/graphene/PbS quantum dots (Pyr-GDY/Gr/PbS-QD) vertical heterogeneity, and the input and output result to perform Boolean logic operations through light input and light modulation. This operation implements four logic gates of AND, OR, NAND, and NOR. m) The input and output results of the XOR logic gate are realized by two different optical inputs, and the change of the channel current is set as the threshold.

charge-trapping ability.<sup>[128]</sup> OTMS can modify the surface of SiO<sub>2</sub> substrates, prevent the formation of Si-OH groups to inhibit the adsorption of H<sub>2</sub>O molecules, and improve the charge carrier mobility of organic semiconductors.<sup>[129]</sup> In the application of Boolean logic based on the IPSC by light irradiation, the NAND logic gate can be realized when the red and green light is used as logic inputs, while the NOR logic gate can be realized by using ultraviolet light and blue light as logic inputs. Zhang et al. construct an organic optical neuromorphic transistor with tris(2-phenylpyridine) iridium (Ir(ppy)3) and poly(3,3-didodecylquaterthiophene) (PQT-12) heterostructure (Figure 10b).<sup>[130]</sup> Light stimulation is used as presynaptic input and the heterojunction channel is considered as the postsynaptic output. PQT-12 has a high response to visible light, while Ir(ppy)3 can be used as an electron trapping layer because of its high efficiency of electrophosphorescence.<sup>[23,131]</sup> Therefore, the organic heterostructure can regulate the electrical conductivity by light stimulation and regulate the synaptic plasticity. In the application of Boolean logic, light signals with different wavelengths are used as the logic inputs. A threshold of 0.025 nA is established to identify the logic output based on the variation of EPSC. The logic output is shown in Figure 10c,d. When the blue light is employed as the logic input, the device functions as an AND logic gate. Conversely, when the green light is utilized as the logic input, it operates as an OR logic gate. Aside from organic heterostructures, some studies have employed an organic channel combined with a charge-trapping layer to construct a FGFET. In this configuration, the slow de-trapping capability of the floating gate layer can be utilized to emulate synaptic behaviors. For instance, He et al. construct multi-input optical neuromorphic transistor using Polyvinylpyrrolidone (PVP) mixed with CsPbBr<sub>3</sub> QDs as the floating gate and PDVT-10 as the active semiconductor (Figure 10e).<sup>[134]</sup> The floating gate acts as the modulation layer to update the synaptic weight, and the PDVT-10 forms a conductive channel between the electrodes. The light irradiation in the wavelength of 500 and 400 nm is taken as the logic inputs, successfully realizing the conversion between AND and OR logic gates. Zhang et al. construct an optical neuromorphic transistor based on two-dimensional imide polymer (2DPs) as the floating gate, PMMA as gate dielectrics, and pentacene as the active layer (Figure 10f).<sup>[132]</sup> 2DPs can be used as a charge-trapping layer because of their unique band structure and tunable photophysical properties, and the 2DP floating gate can capture and store photogenerated carriers to modulate channel conductance. In addition, the high photosensitivity of 2DPs enables the device to exhibit synaptic characteristics at a low operating voltage of 0.1 V. For Boolean logic operation, this work also uses different light as logic input. The EPSC change of 0.18 nA is set as the threshold for the logical outputs. The light stimulation in the wavelength of 450 nm and 430 nm is used as the logic inputs to implement the conversion of AND and OR logic gates (Figure 10g,h).

In addition to organic heterostructures, inorganic heterostructures can also be used in high-performance optoelectronic devices and flexible photonic artificial synapses.<sup>[12,133]</sup> The most important bidirectional photo-responsive neuromorphic transistors built through heterostructures can realize multiple Boolean logic operations through a single device. Ge et al. adopt a heterostructure of perovskite single-crystal MAPbBr<sub>3</sub> and ZnO to construct an optical neuromorphic transistor (Figure 10i).<sup>[134]</sup> This device

possesses several advantages; single crystal MAPbBr<sub>3</sub> has the advantages of high absorption coefficient, fast carrier mobility, and low trap density while ZnO allows desorption of chemisorbed oxygen ions from the surface upon UV irradiation, resulting in an increase in conductivity. The slow recovery of current in the device following the removal of light exposure offers significant advantages in mimicking synaptic function.<sup>[135–136]</sup> The heterostructure of ZnO and MAPbBr<sub>3</sub> is beneficial to the construction of high-performance optoelectronic transistors. Lastly, the heterogeneous device has bidirectional photo-responsive properties allowing EPSC and IPSC characteristics: under the irradiation of UV and green light, the channel current is enhanced and suppressed, respectively. This feature can be utilized to demonstrate the operation of Boolean logic. When two 365 nm lasers are used as the logic input terminals and the 520 nm light is used as the logic modulation terminal, an AND logic gate can be achieved when the green light is on, and an OR logic gate can be implemented when the green light is off. However, when two 520 nm lasers are used as the logic input terminals and the 365 nm light is used as the logic modulation terminal, NAND logic gates can be realized when UV light is turned on, and NOR logic gates can be realized when UV light is turned off. In this fashion, four Boolean logic operations are successfully realized through bidirectional photo-responsive heterojunctions.

Similarly, Hou et al. construct an optical neuromorphic transistor with vertical heterostructures of pyrene-based graphdiyne/graphene/PbS quantum dots (Pyr-GDY/Gr/PbS-QD) (Figure 10j).<sup>[137]</sup> The photogenerated carriers in Pyr-GDY and PbS-QD can induce inhibitory and excitatory synaptic properties and linearly regulate the conductance of graphene. The bidirectional photo-response of the device produces IPSC and EPSC characteristics under 450 nm and 980 nm light, respectively. Accordingly, it is also possible to implement four kinds of logic gates: AND, OR, NAND, and NOR. The relevant logical input and output results are presented in Figure 10k,l. When the device is irradiated to 980 nm light (the logic input), the 450 nm light is used as the modulating parameter for the logic. AND logic gate can be realized when the 450 nm is turned on, while the OR logic gate can be realized when the green light is turned off. In contrast, when the device is irradiated to 450 nm light (the logic input), the 980 nm light is used as the modulation input for the logic. In this case, the NAND logic gate can be realized when the 980 nm light is turned on, while the NOR logic gate can be realized when the 980 nm is turned off. For the XOR logic gate (Figure 10m), the simultaneous irradiation of light in two different wavelengths causes the counteraction of EPSC and IPSC due to the characteristics of the bidirectional photo-response, yielding a logical output of “0”. When different light is irradiated independently, the logical output result “1” is achieved.

### 6.3. Section Summary

In Table 2, we summarize the Boolean logic operations implemented in optical neuromorphic transistors. Optical signal has the ability of fast transmission speed, broad bandwidth, anti-interference, and anti-crosstalk, exhibiting great advantages in Boolean logic operation. Compared to the Boolean logic operations by electrical inputs which generally require multigate

**Table 2.** Boolean logic operations based on optical input.

Modulation strategy	Type	Device structure	Channel materials	Gate dielectric	Logic	Ref.
Electricity	0D	FET	Si NCs	SiO <sub>2</sub>	AND/OR	[50]
	2D	FeFET	MoS <sub>2</sub>	PZT	AND	[117]
Light	2D	Phototransistor	BP	SiO <sub>2</sub>	XOR/OR	[118]
		Phototransistor	Bi <sub>2</sub> O <sub>2</sub> Se, Graphene	SiO <sub>2</sub>	AND/OR	[125]
		Phototransistor	PtSe <sub>2</sub> , Pt	\	AND/OR	[124]
	Oxide	Heterostructure Phototransistor	CdS/ZTO	SiO <sub>x</sub>	AND	[33]
		Organic	Heterostructure FET	PQT-12/Ir(ppy) <sub>3</sub>	SiO <sub>2</sub>	AND/OR
	Heterostructure FET		GDY/GR /OTMs	\	NAND /NOR	[32]
	FGFET		Pentacene	2D polymers	AND/OR	[132]
	Inorganic	FGFET	PDVT-10	PVP/CsPbBr <sub>3</sub>	AND/OR	[34]
		Heterostructure Phototransistor	MAPbBr <sub>3</sub>	ZnO	AND/OR	[134]
Heterostructure Phototransistor		Pyr-GDY/Gr /PbS-QD	\	AND/OR/NAND/NOR/XOR	[137]	

architectures, the optical input can greatly simplify the fabrication process. Besides, the optical signal can be coupled with the electrical signal for synergistic logical operation. The positive and negative bias of the electrical signal can have different effects on the conductance of the device, inducing EPSC (or IPSC) to enhance (or inhibit) the postsynaptic current induced by light stimulation. In general, the enhanced postsynaptic currents can be used for OR logic gate, while the inhibitory postsynaptic currents can be used for AND logic gate. For FeFET, the gate near the ferroelectric side can preset the polarization direction in the ferroelectric dielectrics and adjust the channel conductance so that the device can be tuned between HRS and LRS. Devices that utilize optical modulation typically exhibit bidirectional photo-response characteristics, wherein the light of a specific wavelength can induce EPSC, while light of another wavelength can trigger IPSC. For example, BP with defects can cause IPSC and EPSC under light illumination at 405 and 980 nm, respectively. However, most devices based on a single active layer do not have the property of bidirectional photo-response, limiting its applications that involves complex Boolean logic operations. By conjugating two types of active materials, coplanar series structures or heterojunctions can be utilized to address this issue and construct optical neuromorphic transistors. For example, the coupling between positive conductance effect of PtSe<sub>2</sub> and negative radiation thermal effect of Pt can induce IPSC and EPSC when the device is irradiated at 405 and 980 nm, respectively. The heterostructures of MAPbBr<sub>3</sub> and ZnO can cause EPSC and IPSC when the green and UV light is irradiated, respectively. The bidirectional photo-responsive devices can implement various Boolean logic gates. By using a light with a certain wavelength as the logic inputs and other light in different wavelengths as the modulation input, AND, OR, NAND, and NOR logic gates can be realized. When two distinct types of light are utilized as the logic inputs in the absence of modulation of the optical signal, it is possible to synergistically modulate the enhancement and suppression of the postsynaptic current, allowing the realization of more complex XOR logic gates. In addition, organic neuromorphic transistors


induce different gain effects in EPSC when stimulated by different wavelengths of light. The devices with large postsynaptic current variations can be used for OR logic operations, while those devices with small variations can be used for AND logic operations. In summary, the devices based on optical input can achieve various Boolean logic, which is of great significance for the construction of future neuromorphic computation with multifunctionality, high computational efficiency, and high integration capacity.

## 7. Boolean Logic Operations Based on Synergistic Optical/Electrical Input: Photo-Electronic Boolean Logic

The Boolean logic operations discussed above mainly adopt single signal input mode (either electrical input or optical input). In this section, the Boolean logic devices are discussed by utilizing two types of logic inputs (synergistic electrical input together with optical input). Corresponding Boolean logic conversions are realized by using electrical or optical signals as the modulation input, so as to realize dynamic programmable logic functions.

### 7.1. Synergistic Optical/Electrical Inputs For Boolean Logic Operations

AND and OR logic gates can be realized through dendrites integrating synergistic optical/electrical signals as two logic inputs and an individual electrical or optical signal as the modulation input (Figure 11a). The reported synergistic optical/electrical logic devices are mostly based on low-dimensional materials, which have high electron mobility and PPC effect under light stimulation.<sup>[16,138]</sup> In addition, 2D materials can form heterostructures with other systems of materials to achieve unique interfacial charge transport properties, which is beneficial for the construction of various types of optoelectronic devices and neuromorphic computing.<sup>[139–140]</sup>



**Figure 11.** Boolean logic operation based on synergistic optical/electrical input. a) Schematic diagram of neuron structure with dendrites integrating optoelectronic inputs, and the modulation terminal can be an optical signal or an electrical signal. b,c) Schematic diagram of optoelectronic neuromorphic transistor based on  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> and GaSe heterostructures, and the input and output results of AND logic gates based on optoelectronic input. Reproduced with permission.<sup>[32]</sup> Copyright 2021, Wiley. d) Schematic diagram of optoelectronic neuromorphic transistors based on monolayer MoS<sub>2</sub>. e,f) Flow chart and output result of performing Boolean logic gate conversion based on optical signal and electrical signal modulation. After pre-irradiation through the UV of 390 nm, the OR logic gate can be realized. Through the gate bias of 30 V, the AND logic gate can be realized. Reproduced with permission.<sup>[52]</sup> Copyright 2022, Wiley. g) Schematic diagram of EGT based on CsPbBr<sub>3</sub> QDs and MoS<sub>2</sub> heterojunction. h,i) The input and output results of Boolean logic operations through optoelectronic input and electrical modulation. This operation realizes the conversion between AND and OR logic gates.

**Table 3.** Boolean logic operations based on synergistic optical and electrical inputs.

Modulation strategy	Type	Device structure	Channel materials	Gate dielectric	Logic	Ref.
Electricity+Light	2D	Heterostructure FET	$\alpha$ -In <sub>2</sub> Se <sub>3</sub> /GaSe	SiO <sub>2</sub>	AND	[51]
		FET	MoS <sub>2</sub>	SiO <sub>2</sub>	AND/OR	[52]
	0D+2D	EGT	CsPbBr <sub>3</sub> QDs/MoS <sub>2</sub>	Ion-gel electrolyte	AND/OR	[29]

Guo et al. build an optoelectronic neuromorphic transistor through the heterostructure of n-type ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> and p-type GaSe (Figure 11b).<sup>[51]</sup>  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> has a narrow bandgap of 1.4 eV, and its ferroelectricity can enrich the functionalization of the device and enhance the information processing ability. In the application of Boolean logic, a combination of synergistic electrical signals and optical signals is employed as the logic inputs. The optical signals correspond to logic inputs “1” (light turned on) or “0” (light turned off). For electrical signals, a bias of 3 V is applied for logic input “1” and a bias of 0.1 V is applied for logic input “0”. The logic input and output results are shown in Figure 11c, demonstrating an AND logic operation. Furthermore, a large difference in the PSCs caused by the separate input or synergistic inputs of electrical and optical signals can contribute to enhancing the accuracy of logic operations.

Sahu et al. use monolayer MoS<sub>2</sub> to construct an optoelectronic neuromorphic transistor (Figure 11d).<sup>[52]</sup> Both the light and electrical pulses can regulate the conductance of MoS<sub>2</sub> channels to update the synaptic weights. In terms of Boolean logic operations, turning on and off the blue light is utilized as the logic input of “1” and “0”, respectively. For electrical signals, the gate is unbiased for logic input “1”, and a bias of –20 V is applied for logic input “0”. By setting 10 nA as the threshold for logic output, neither the intrinsic electrons nor the photogenerated carriers in the channel can induce the output to exceed the threshold, implementing an AND logic operation. However, after preirradiation with 390 nm UV, the PPC effect of the device can be significantly improved. OR logic gates can be implemented by using the same blue light and electrical pulses as the logic inputs. By applying a gate bias of 30 V, the device exhibits a conductance state that enables the initial AND logic operation. In this fashion, the synergistic UV and electrical stimuli can modulate the conductance of the channel and realize the conversion between OR and AND logic gates (Figure 11e). Corresponding logic outputs are shown in Figure 11f.

Cheng et al. construct an optoelectronic neuromorphic transistor by using the heterojunction of 0D CsPbBr<sub>3</sub> QDs and 2D MoS<sub>2</sub> as the channel material and the polymer ion gel electrolyte (PIGE) as the gate dielectrics (Figure 11g).<sup>[29]</sup> 0D QDs have a high light absorption coefficient, and 2D materials have high carrier mobility. The combination of the two materials can significantly improve the device performance. The EDL characteristics of PIGE allows simulating of the dynamic properties of biological synapses, and the PIGE can also prevent channel materials from being oxidized. In terms of Boolean logic applications, the device has exhibited a variety of feasible Boolean logic input/modulation strategies. When the drain voltage and the optical signal are used as two logic inputs, the gate voltage can be used as the modulation signal to realize the AND logic gate. When the gate voltage

and the optical signal are used as two logic inputs, the drain voltage can work as the modulation signal to realize the conversion between AND and OR logic gates. Available logic input strategies and corresponding logic output results are shown in Figure 11h,i.


## 7.2. Section Summary

In Table 3, we summarize the Boolean logic operations based on synergistic optical/electrical inputs. Most of these devices use low-dimensional materials with excellent optical absorptivity and carrier migration velocity to construct optoelectronic neuromorphic transistors. Synergistic optical/electrical signal input/modulation can lead to demanded Boolean logic functions. The optical and electrical signals are used as the logic inputs, and the modulation method includes either optical or electrical modulation. For example, single-layer MoS<sub>2</sub> devices can be used to implement OR logic operation through UV pretreatment, while the AND logic gates can be realized after electrical signal processing. The conversion of different logic gates can also be realized through the synergistic optical/electrical modulation. However, research on tunable Boolean logic operations based on optoelectronic neuromorphic transistors remains limited, highlighting the pressing need for the development of more sophisticated devices.

## 8. Summary and Perspective

This paper reviews Boolean logic computing based on neuromorphic transistors. The logic operations are primarily relying on CMOS logic circuits and dendritic integration. In Figure 12, we summarize the advantages and challenges of Boolean logic operations associated with dendritic integration. The neuromorphic transistors can adjust the synaptic weight through multiple input signals in a single device and then integrate them to implement Boolean logic operations. In addition, this operation mode effectively avoids the need for complex wiring and a multitude of transistors that are typically required in traditional CMOS logic circuits. This aspect holds significant importance in the construction of artificial neural networks with high integration density and computational efficiency for future applications. Neuromorphic transistors have also exhibited multiple input strategies to implement Boolean logic operations, which is systematically summarized and categorized into electrical input, optical input, and synergistic optical and electrical input in this review. Besides, more sophisticated logic functions can be programmed by (tribo)electrical, optical, and thermal modulations.

Up until now, there have been several challenges in the research of Boolean logic computing based on neuromorphic



**Figure 12.** Advantages and challenges of Boolean logic operations based on dendritic integration.

transistors. First, one major limitation is that most of the research focus only on realizing of basic logic functions, lacking in combined logic calculation and functionalization. For instance, most devices only implement AND and OR logic gates, with few demonstrating the combined functions formed by these two logic gates. Therefore, further implementation of other logic gates (e.g., XOR) and more complicated logic circuits is desired. The combination of XOR logic gates with AND and OR logic gates is crucial for performing digital calculations as it enables the creation of adders and multipliers. In general logic circuits, XOR logic gates are constructed by combining NOT, AND, and OR logic gates. In contrast, the bidirectionally responsive neuromorphic transistors can be readily used to implement XOR logic gates. In particular, when two logic inputs cause the excitation and inhibition of PSC, the mutual cancellation of the excitatory and inhibitory effects can realize the XOR logic gate through linear integration. Therefore, the development of bidirectional responsive neuromorphic transistors is expected to become a prominent trend in the field of neuromorphic computing, significantly enhancing device functionalization.

Second, the process of performing Boolean logic operations in neuromorphic transistors can be cumbersome. The synergy of different signals adds complexity to the process, and optical signals require the support of additional light sources. The conversion of logic gates often requires additional modulating signals to ensure consistent operation with the input signals. However, this process of modulation causes complexity and increase in power consumption. In other words, the more signals that need to be processed for Boolean logic operations by dendritic integration, the more complex process becomes.

Third, the emerging neuromorphic transistors currently lack paired supporting strategies. Unlike well-established traditional computing architectures, research on neuromorphic transistors

has primarily focused on implementing basic logic gates. These gates are typically controlled by mechanical switches, which results in slower operation compared to general CMOS logic circuits. In this context, the development of neuromorphic transistors requires paired support circuits for signal emission, signal reading, and controllers to improve logic gate operation. As the addition of auxiliary peripheral circuits are introduced, the number of components inevitably increases. In addition to hardware, the immature software systems can also limit the development of neuromorphic transistors.

Currently, the state of neuromorphic transistor technology is still in its early stage and has some limitations compared to CMOS technology. Challenges in terms of manufacturing complexity, reliability, and integration need to be addressed. Therefore, achieving widespread application of neuromorphic transistors and completely replacing CMOS technology still faces big technological challenges. To fully exploit the advantages of both technologies, one possible approach is to integrate neuromorphic transistors and CMOS circuits on the same chip. The CMOS component can be used to deal with logical computation, control, and transmission, while the neuromorphic transistors can perform tasks such as simulating neural networks, neuromorphic computation, and pattern recognition. The integration of neuromorphic transistors and CMOS enables computer systems to have both traditional sequential computing capabilities and the parallel processing capabilities of neuromorphic computation, thereby providing higher efficiency and flexibility in handling various tasks. The mixed integration approach can be considered as a transitional method towards the next generation of computing systems, which is established based on current technological achievements. Although there are still some challenges associated with implementing Boolean logic operation based on neuromorphic transistors, the exploration and

implementation of neuromorphic computing with high efficiency and high integration density are intensively investigated as one of the most promising mainstreams for future computation architecture and paradigm.

## Acknowledgements

This work was financially supported by the National Key Research and Development Program of China (2021YFB3200304), the National Natural Science Foundation of China (52073031), Beijing Nova Program (Z211100002121148), Fundamental Research Funds for the Central Universities (E0EG6801×2), and the “Hundred Talents Program” of the Chinese Academy of Sciences. This work was also financially supported by BrainLink program funded by the Ministry of Science and ICT through the NRF of Korea (RS-2023-00237308).

## Conflict of Interest

The authors declare no conflict of interest.

## Keywords

Boolean logic, dendritic integration, neuromorphic transistor, programmable logic, Von Neumann architecture

Received: May 24, 2023

Revised: July 4, 2023

Published online:

- [1] D. Ielmini, H. S. P. Wong, *Nat. Electron.* **2018**, *1*, 333.
- [2] H. Jeong, L. Shi, *J. Phys. D: Appl. Phys.* **2019**, *52*, 023003.
- [3] J. Zhu, T. Zhang, Y. Yang, R. Huang, *Appl. Phys. Rev.* **2020**, *7*, 011312.
- [4] H. Valavi, P. J. Ramadge, E. Nestler, N. Verma, *IEEE J. Solid-State Circuits* **2019**, *54*, 1789.
- [5] R. A. Nawrocki, R. M. Voyles, S. E. Shaheen, *IEEE Trans. Electron. Devices* **2016**, *63*, 3819.
- [6] M. Cassinero, N. Ciochini, D. Ielmini, *Adv. Mater.* **2013**, *25*, 5975.
- [7] L. Shao, H. Wang, Y. Yang, Y. He, Y. Tang, H. Fang, J. Zhao, H. Xiao, K. Liang, M. Wei, W. Xu, M. Luo, Q. Wan, W. Hu, T. Gao, Z. Cui, *ACS Appl. Mater. Interfaces* **2019**, *11*, 12161.
- [8] G. Cao, P. Meng, J. Chen, H. Liu, R. Bian, C. Zhu, F. Liu, Z. Liu, *Adv. Funct. Mater.* **2020**, *31*, 2005443.
- [9] T. Ahmed, M. Tahir, M. X. Low, Y. Ren, S. A. Tawfik, E. L. H. Mayes, S. Kuriakose, S. Nawaz, M. J. S. Spencer, H. Chen, M. Bhaskaran, S. Sriram, S. Walia, *Adv. Mater.* **2021**, *33*, 2004207.
- [10] Y. Chen, W. Qiu, X. Wang, W. Liu, J. Wang, G. Dai, Y. Yuan, Y. Gao, J. Sun, *Nano Energy* **2019**, *62*, 393.
- [11] D. Hao, J. Zhang, S. Dai, J. Zhang, J. Huang, *ACS Appl. Mater. Interfaces* **2020**, *12*, 39487.
- [12] L. Yin, W. Huang, R. Xiao, W. Peng, Y. Zhu, Y. Zhang, X. Pi, D. Yang, *Nano Lett.* **2020**, *20*, 3378.
- [13] W. Huang, P. Hang, Y. Wang, K. Wang, S. Han, Z. Chen, W. Peng, Y. Zhu, M. Xu, Y. Zhang, Y. Fang, X. Yu, D. Yang, X. Pi, *Nano Energy* **2020**, *73*, 104790.
- [14] S. Dai, X. Wu, D. Liu, Y. Chu, K. Wang, B. Yang, J. Huang, *ACS Appl. Mater. Interfaces* **2018**, *10*, 21472.
- [15] J. T. Yang, C. Ge, J. Y. Du, H. Y. Huang, M. He, C. Wang, H. B. Lu, G. Z. Yang, K. J. Jin, *Adv. Mater.* **2018**, *30*, 1801548.
- [16] X. Zhu, D. Li, X. Liang, W. D. Lu, *Nat. Mater.* **2019**, *18*, 141.
- [17] H. Huang, C. Ge, Q. Zhang, C. Liu, J. Du, J. Li, C. Wang, L. Gu, G. Yang, K. Jin, *Adv. Funct. Mater.* **2019**, *29*, 1902702.
- [18] W. Xu, H. Cho, Y. H. Kim, Y. T. Kim, C. Wolf, C. G. Park, T. W. Lee, *Adv. Mater.* **2016**, *28*, 5916.
- [19] W. Hu, J. Jiang, D. Xie, S. Wang, K. Bi, H. Duan, J. Yang, J. He, *Nanoscale* **2018**, *10*, 14893.
- [20] Y. Cao, A. Rushforth, Y. Sheng, H. Zheng, K. Wang, *Adv. Funct. Mater.* **2019**, *29*, 1808104.
- [21] W. C. Lee, V. Bonin, M. Reed, B. J. Graham, G. Hood, K. Glatfelder, R. C. Reid, *Nature* **2016**, *532*, 370.
- [22] H. Tan, Z. Ni, W. Peng, S. Du, X. Liu, S. Zhao, W. Li, Z. Ye, M. Xu, Y. Xu, X. Pi, D. Yang, *Nano Energy* **2018**, *52*, 422.
- [23] F. Zhou, Z. Zhou, J. Chen, T. H. Choy, J. Wang, N. Zhang, Z. Lin, S. Yu, J. Kang, H. P. Wong, Y. Chai, *Nat. Nanotechnol.* **2019**, *14*, 776.
- [24] Z. Lin, Y. Liu, U. Halim, M. Ding, Y. Liu, Y. Wang, C. Jia, P. Chen, X. Duan, C. Wang, F. Song, M. Li, C. Wan, Y. Huang, X. Duan, *Nature* **2018**, *562*, 254.
- [25] M. Dai, N. Dai, *Nano Lett.* **2012**, *12*, 5954.
- [26] L. F. Abbott, W. G. Regehr, *Nature* **2004**, *431*, 796.
- [27] C. J. Wan, L. Q. Zhu, Y. H. Liu, P. Feng, Z. P. Liu, H. L. Cao, P. Xiao, Y. Shi, Q. Wan, *Adv. Mater.* **2016**, *28*, 3557.
- [28] X. Wang, L. Zhu, C. Chen, H. Mao, Y. Zhu, Y. Zhu, Y. Yang, C. Wan, Q. Wan, *Flexible Printed Electron.* **2021**, *6*, 044008.
- [29] Y. Cheng, K. Shan, Y. Xu, J. Yang, J. He, J. Jiang, *Nanoscale* **2020**, *12*, 21798.
- [30] J. M. Cruz Albrecht, M. W. Yung, N. Srinivasa, *IEEE Trans. Biomed. Circuits Syst.* **2012**, *6*, 246.
- [31] J. Guo, Y. Liu, F. Zhou, F. Li, Y. Li, F. Huang, *Adv. Funct. Mater.* **2021**, *31*, 2102015.
- [32] Z. Zhang, Y. Li, J. Wang, D. Qi, B. Yao, M. Yu, X. Chen, T. Lu, *Nano Res.* **2021**, *14*, 4591.
- [33] S. W. Cho, S. M. Kwon, M. Lee, J. W. Jo, J. S. Heo, Y. H. Kim, H. K. Cho, S. K. Park, *Nano Energy* **2019**, *66*, 104097.
- [34] W. He, Y. Fang, H. Yang, X. Wu, L. He, H. Chen, T. Guo, *J. Mater. Chem. C* **2019**, *7*, 12523.
- [35] C. Pan, C. Wang, S. Liang, Y. Wang, T. Cao, P. Wang, C. Wang, S. Wang, B. Cheng, A. Gao, E. Liu, K. Watanabe, T. Taniguchi, F. Miao, *Nat. Electron.* **2020**, *3*, 383.
- [36] T. Tuma, A. Pantazi, M. Le Gallo, A. Sebastian, E. Eleftheriou, *Nat. Nanotechnol.* **2016**, *11*, 693.
- [37] Y. Shi, X. Liang, B. Yuan, V. Chen, H. Li, F. Hui, Z. Yu, F. Yuan, E. Pop, H. S. P. Wong, M. Lanza, *Nat. Electron.* **2018**, *1*, 458.
- [38] Y. Chen, G. Gao, J. Zhao, H. Zhang, J. Yu, X. Yang, Q. Zhang, W. Zhang, S. Xu, J. Sun, Y. Meng, Q. Sun, *Adv. Funct. Mater.* **2019**, *29*, 1900959.
- [39] X. Yang, G. Hu, G. Gao, X. Chen, J. Sun, B. Wan, Q. Zhang, S. Qin, W. Zhang, C. Pan, Q. Sun, Z. L. Wang, *Adv. Funct. Mater.* **2019**, *29*, 1807837.
- [40] X. Yang, J. Han, J. Yu, Y. Chen, H. Zhang, M. Ding, C. Jia, J. Sun, Q. Sun, Z. L. Wang, *ACS Nano* **2020**, *14*, 8668.
- [41] J. Yu, G. Gao, J. Huang, X. Yang, J. Han, H. Zhang, Y. Chen, C. Zhao, Q. Sun, Z. L. Wang, *Nat. Commun.* **2021**, *12*, 1581.
- [42] Y. Yao, W. Huang, J. Chen, G. Wang, H. Chen, X. Zhuang, Y. Ying, J. Ping, T. J. Marks, A. Facchetti, *Proc. Natl. Acad. Sci. USA* **2021**, *118*, e2111790118.
- [43] G. Migliato Marega, Y. Zhao, A. Avsar, Z. Wang, M. Tripathi, A. Radenovic, A. Kis, *Nature* **2020**, *587*, 72.
- [44] P. H. C. Diorio, A. Minch, C. A. Mead, *IEEE Trans. Electron. Devices* **1996**, *43*, 1972.
- [45] C. Qian, J. Sun, L.-a. Kong, G. Gou, J. Yang, J. He, Y. Gao, Q. Wan, *ACS Appl. Mater. Interfaces* **2016**, *8*, 26169.
- [46] J. Jiang, J. Guo, X. Wan, Y. Yang, H. Xie, D. Niu, J. Yang, J. He, Y. Gao, Q. Wan, *Small* **2017**, *13*, 1700933.


- [47] X. Yang, J. Yu, J. Zhao, Y. Chen, G. Gao, Y. Wang, Q. Sun, Z. L. Wang, *Adv. Funct. Mater.* **2020**, *30*, 2002506.
- [48] J. Zhang, T. Sun, S. Zeng, D. Hao, B. Yang, S. Dai, D. Liu, L. Xiong, C. Zhao, J. Huang, *Nano Energy* **2022**, *95*, 106987.
- [49] Y. Zhu, Y. He, C. Chen, L. Zhu, C. Wan, Q. Wan, *Sci. China Inf. Sci.* **2022**, *65*, 162401.
- [50] L. Yin, C. Han, Q. Zhang, Z. Ni, S. Zhao, K. Wang, D. Li, M. Xu, H. Wu, X. Pi, D. Yang, *Nano Energy* **2019**, *63*, 103859.
- [51] F. Guo, M. Song, M.-C. Wong, R. Ding, W. F. Io, S.-Y. Pang, W. Jie, J. Hao, *Adv. Funct. Mater.* **2022**, *32*, 2108014.
- [52] M. C. Sahu, S. Sahoo, S. K. Mallik, A. K. Jena, S. Sahoo, *Adv. Mater. Technol.* **2022**, *8*, 2201125.
- [53] J. Yu, Y. Wang, S. Qin, G. Gao, C. Xu, Z. L. Wang, Q. Sun, *Mater. Today* **2022**, *60*, 158.
- [54] H. Gao, K. Lian, *RSC Adv.* **2014**, *4*, 33091.
- [55] S. Alipoori, S. Mazinani, S. H. Aboutalebi, F. Sharif, *J. Energy Storage* **2020**, *27*, 101072.
- [56] C. Dai, C. Huo, S. Qi, M. Dai, T. Webster, H. Xiao, *Int. J. Nanomed.* **2020**, *15*, 8037.
- [57] Q. Hu, H. Wu, J. Sun, D. Yan, Y. Gao, J. Yang, *Nanoscale* **2016**, *8*, 5350.
- [58] G. Wang, S. Chu, N. Zhan, H. Zhou, J. Liu, *Appl. Phys. A* **2011**, *103*, 951.
- [59] S. Choi, S. Kim, J. Jang, G. Ahn, J. T. Jang, J. Yoon, T. J. Park, B. G. Park, D. M. Kim, S. J. Choi, S. M. Lee, E. Y. Kim, H. S. Mo, D. H. Kim, *Sens. Actuators, B* **2019**, *296*, 126616.
- [60] J. Jiang, W. Hu, D. Xie, J. Yang, J. He, Y. Gao, Q. Wan, *Nanoscale* **2019**, *11*, 1360.
- [61] Y. H. Yang, J. Li, Q. Chen, Y. Zhou, W. Zhu, J. Zhang, *Org. Electron.* **2020**, *77*, 105518.
- [62] C. Zou, J. Sun, G. Gou, L. Kong, C. Qian, G. Dai, J. Yang, G. Guo, *Appl. Phys. A: Mater. Sci. Process.* **2017**, *123*, 597.
- [63] Y. Lei, J. Li, W. Fu, J. Zhang, *J. Mater. Chem. C* **2022**, *10*, 16379.
- [64] M. Chowalla, D. Jena, H. Zhang, *Nat. Rev. Mater.* **2016**, *1*, 16052.
- [65] K. Kim, S. Larentis, B. Fallahzad, K. Lee, J. Xue, D. C. Dillen, C. M. Corbet, E. Tutuc, *ACS Nano* **2015**, *9*, 4527.
- [66] C. Liu, X. Yan, J. Wang, S. Ding, P. Zhou, D. W. Zhang, *Small* **2017**, *13*, 1604128.
- [67] J. Zhu, Y. Yang, R. Jia, Z. Liang, W. Zhu, Z. U. Rehman, L. Bao, X. Zhang, Y. Cai, L. Song, R. Huang, *Adv. Mater.* **2018**, *30*, 1800195.
- [68] R. A. John, F. Liu, N. A. Chien, M. R. Kulkarni, C. Zhu, Q. Fu, A. Basu, Z. Liu, N. Mathews, *Adv. Mater.* **2018**, *30*, 1800220.
- [69] V. K. Sangwan, H. S. Lee, H. Bergeron, I. Balla, M. E. Beck, K. S. Chen, M. C. Hersam, *Nature* **2018**, *554*, 500.
- [70] L. Wang, W. Liao, S. L. Wong, Z. G. Yu, S. Li, Y. F. Lim, X. Feng, W. C. Tan, X. Huang, L. Chen, L. Liu, J. Chen, X. Gong, C. Zhu, X. Liu, Y. W. Zhang, D. Chi, K. W. Ang, *Adv. Funct. Mater.* **2019**, *29*, 1901106.
- [71] X. Hou, C. Liu, Y. Ding, L. Liu, S. Wang, P. Zhou, *Adv. Sci.* **2020**, *7*, 2002072.
- [72] L. Q. Zhu, C. J. Wan, L. Q. Guo, Y. Shi, Q. Wan, *Nat. Commun.* **2014**, *5*, 3158.
- [73] Y. Cao, X. Sha, X. W. Bai, Y. Shao, Y. H. Gao, Y. M. Wei, L. Q. Meng, N. Zhou, J. Liu, B. Li, X. F. Yu, J. Li, *Adv. Electron. Mater.* **2022**, *8*, 2100902.
- [74] F. Shao, Y. Yang, L. Q. Zhu, P. Feng, Q. Wan, *ACS Appl. Mater. Interfaces* **2016**, *8*, 3050.
- [75] S. H. Kim, W. J. Cho, *Polymers* **2022**, *14*, 1372.
- [76] J. Abramson, I. Smirnova, V. Kasho, G. Verner, H. R. Kaback, S. Iwata, *Science* **2003**, *301*, 610.
- [77] D. Bresser, D. Buchholz, A. Moretti, A. Varzi, S. Passerini, *Energy Environ. Sci.* **2018**, *11*, 3096.
- [78] N. Raeis Hosseini, Y. Park, J. S. Lee, *Adv. Funct. Mater.* **2018**, *28*, 1800553.
- [79] J. Wang, F. Qian, S. Huang, Z. Lv, Y. Wang, X. Xing, M. Chen, S. Han, Y. Zhou, *Adv. Intell. Syst.* **2020**, *3*, 2000180.
- [80] G. Gelinck, P. Heremans, K. Nomoto, T. D. Anthopoulos, *Adv. Mater.* **2010**, *22*, 3778.
- [81] C. Qian, J. Sun, L. Zhang, H. Huang, J. Yang, Y. Gao, *J. Mater. Chem. C* **2015**, *119*, 14965.
- [82] H. Wei, Y. Ni, L. Sun, H. Yu, J. Gong, Y. Du, M. Ma, H. Han, W. Xu, *Nano Energy* **2021**, *81*, 105648.
- [83] C. Samanta, R. R. Ghimire, B. Ghosh, *IEEE Trans. Electron. Devices* **2018**, *65*, 2827.
- [84] V. Etacheri, G. A. Seisenbaeva, J. Caruthers, G. Daniel, J.-M. Nedelec, V. G. Kessler, V. G. Pol, *Adv. Energy Mater.* **2015**, *5*, 1401289.
- [85] M.-J. Park, Y. Park, J.-S. Lee, *ACS Appl. Electron. Mater.* **2020**, *2*, 339.
- [86] M. Jo, H. J. Lee, C. Oh, H. Yoon, J. Y. Jo, J. Son, *Adv. Funct. Mater.* **2018**, *28*, 1802003.
- [87] C. J. Wan, Y. H. Liu, P. Feng, W. Wang, L. Q. Zhu, Z. P. Liu, Y. Shi, Q. Wan, *Adv. Mater.* **2016**, *28*, 5878.
- [88] H. Tan, G. Liu, H. Yang, X. Yi, L. Pan, J. Shang, S. Long, M. Liu, Y. Wu, R. W. Li, *ACS Nano* **2017**, *11*, 11298.
- [89] S. K. Bose, C. P. Lawrence, Z. Liu, K. S. Makarenko, R. M. van Damme, H. J. Broersma, W. G. van der Wiel, *Nat. Nanotechnol.* **2015**, *10*, 1048.
- [90] C. Liu, H. Chen, X. Hou, H. Zhang, J. Han, Y. G. Jiang, X. Zeng, D. W. Zhang, P. Zhou, *Nat. Nanotechnol.* **2019**, *14*, 662.
- [91] J.-y. Du, C. Ge, H. Riahi, E. Guo, M. He, C. Wang, G. Yang, K. Jin, *Adv. Electron. Mater.* **2020**, *6*, 1901408.
- [92] D. Xie, W. Hu, J. Jiang, *Org. Electron.* **2018**, *63*, 120.
- [93] B. Yao, J. Li, X. Chen, M.-X. Yu, Z. Zhang, Y. Li, T. Lu, J. Zhang, *Adv. Funct. Mater.* **2021**, *31*, 2100069.
- [94] W. Ning, L. Xiaochun, M. Junfa, *IEEE Trans. Electron Devices* **2015**, *62*, 2579.
- [95] X. Li, K. Ma, S. George, W. Khwa, J. Sampson, S. Gupta, Y. Liu, M. Chang, S. Datta, V. Narayanan, *IEEE Trans. Electron Devices* **2017**, *64*, 3037.
- [96] Z. D. Luo, M. M. Yang, Y. Liu, M. Alexe, *Adv. Mater.* **2021**, *33*, 2005620.
- [97] Z. D. Luo, S. Zhang, Y. Liu, D. Zhang, X. Gan, J. Seidel, Y. Liu, G. Han, M. Alexe, Y. Hao, *ACS Nano* **2022**, *16*, 3362.
- [98] K. Huang, M. Zhai, X. Liu, B. Sun, H. Chang, J. Liu, C. Feng, H. Liu, *IEEE Electron Device Lett.* **2020**, *41*, 1600.
- [99] C. Dai, P. Chen, S. Qi, Y. Hu, Z. Song, M. Dai, *Nano Res.* **2021**, *14*, 232.
- [100] Y. Huang, F. Zhuge, J. Hou, L. Lv, P. Luo, N. Zhou, L. Gan, T. Zhai, *ACS Nano* **2018**, *12*, 4062.
- [101] W. Huang, F. Wang, L. Yin, R. Cheng, Z. Wang, M. G. Sendeku, J. Wang, N. Li, Y. Yao, J. He, *Adv. Mater.* **2020**, *32*, 1908040.
- [102] H. Qiu, M. Herder, S. Hecht, P. Samorì, *Adv. Funct. Mater.* **2021**, *31*, 2102721.
- [103] W. Huh, D. Lee, C. H. Lee, *Adv. Mater.* **2020**, *32*, 2002092.
- [104] W. Wang, S. Gao, Y. Li, W. Yue, H. Kan, C. Zhang, Z. Lou, L. Wang, G. Shen, *Adv. Funct. Mater.* **2021**, *31*, 2101201.
- [105] Y. Zhang, L. Wang, M. Yang, D. Lin, B. Wang, N. Zhang, Z. Jiang, M. Liu, Z. Zhu, H. Hu, *Adv. Optical Mater.* **2022**, *10*, 2200197.
- [106] G. Feng, J. Jiang, Y. Zhao, S. Wang, B. Liu, K. Yin, D. Niu, X. Li, Y. Chen, H. Duan, J. Yang, J. He, Y. Gao, Q. Wan, *Adv. Mater.* **2020**, *32*, 1906171.
- [107] G. Feng, J. Jiang, Y. Li, D. Xie, B. Tian, Q. Wan, *Adv. Funct. Mater.* **2021**, *31*, 2104327.
- [108] D. Xie, L. Wei, M. Xie, L. Jiang, J. Yang, J. He, J. Jiang, *Adv. Funct. Mater.* **2021**, *31*, 2010655.
- [109] Y. Dong, Y. K. Wang, F. Yuan, A. Johnston, Y. Liu, D. Ma, M. J. Choi, B. Chen, M. Chekini, S. W. Baek, L. K. Sagar, J. Fan, Y. Hou, M. Wu, S. Lee, B. Sun, S. Hoogland, R. Q. Bermudez, H. Ebe, P. Todorovic, F. Dinic, P. Li, H. T. Kung, M. I. Saidaminov, E. Kumacheva, E. Spiecker,



- L. S. Liao, O. Voznyy, Z. H. Lu, E. H. Sargent, *Nat. Nanotechnol.* **2020**, *15*, 668.
- [110] H. Guan, S. Zhao, H. Wang, D. Yan, M. Wang, Z. Zang, *Nano Energy* **2020**, *67*, 104279.
- [111] Y. Wang, Z. Lv, J. Chen, Z. Wang, Y. Zhou, L. Zhou, X. Chen, S. T. Han, *Adv. Mater.* **2018**, *30*, 1802883.
- [112] E. Li, W. Lin, Y. Yan, H. Yang, X. Wang, Q. Chen, D. Lv, G. Chen, H. Chen, T. Guo, *ACS Appl. Mater. Interfaces* **2019**, *11*, 46008.
- [113] Y. He, S. Nie, R. Liu, S. Jiang, Y. Shi, Q. Wan, *Adv. Mater.* **2019**, *31*, 1900903.
- [114] Y. Sun, L. Qian, D. Xie, Y. Lin, M. Sun, W. Li, L. Ding, T. Ren, T. Palacios, *Adv. Funct. Mater.* **2019**, *29*, 1902538.
- [115] Z. Ni, X. Pi, S. Zhou, T. Nozaki, B. Grandidier, D. Yang, *Adv. Opt. Mater.* **2016**, *4*, 700.
- [116] Z. Ni, L. Ma, S. Du, Y. Xu, M. Yuan, H. Fang, Z. Wang, M. Xu, D. Li, J. Yang, W. Hu, X. Pi, D. Yang, *ACS Nano* **2017**, *11*, 9854.
- [117] K. Zhang, D. Meng, F. Bai, J. Zhai, Z. L. Wang, *Adv. Funct. Mater.* **2020**, *30*, 2002945.
- [118] T. Ahmed, S. Kuriakose, S. Abbas, M. J. S. Spencer, M. A. Rahman, M. Tahir, Y. Lu, P. Sonar, V. Bansal, M. Bhaskaran, S. Sriram, S. Walia, *Adv. Funct. Mater.* **2019**, *29*, 1901991.
- [119] Y. Zhou, M. Zhang, Z. Guo, L. Miao, S.-T. Han, Z. Wang, X. Zhang, H. Zhang, Z. Peng, *Mater. Horiz.* **2017**, *4*, 997.
- [120] S. C. Dhanabalan, J. S. Ponraj, Z. Guo, S. Li, Q. Bao, H. Zhang, *Adv. Sci.* **2017**, *4*, 1600305.
- [121] A. Favron, E. Gaufres, F. Fossard, A. L. Phaneuf-L'Heureux, N. Y. Tang, P. L. Levesque, A. Loiseau, R. Leonelli, S. Francoeur, R. Martel, *Nat. Mater.* **2015**, *14*, 826.
- [122] M. Singh, D. Jampaiah, A. E. Kandjani, Y. M. Sabri, E. D. Gaspera, P. Reineck, M. Judd, J. Langley, N. Cox, J. van Embden, E. L. H. Mayes, B. C. Gibson, S. K. Bhargava, R. Ramanathan, V. Bansal, *Nanoscale* **2018**, *10*, 6039.
- [123] J. Xiong, J. Di, J. Xia, W. Zhu, H. Li, *Adv. Funct. Mater.* **2018**, *28*, 1801983.
- [124] Y. Lian, J. Han, M. Yang, S. Peng, C. Zhang, C. Han, X. Zhang, X. Liu, H. Zhou, Y. Wang, C. Lan, J. Gou, Y. Jiang, Y. Liao, H. Yu, J. Wang, *Adv. Funct. Mater.* **2022**, *32*, 2205709.
- [125] C. Yang, T. Chen, D. Verma, L. Li, B. Liu, W. Chang, C. Lai, *Adv. Funct. Mater.* **2020**, *30*, 2001598.
- [126] Q. Wu, J. Wang, J. Cao, C. Lu, G. Yang, X. Shi, X. Chuai, Y. Gong, Y. Su, Y. Zhao, N. Lu, D. Geng, H. Wang, L. Li, M. Liu, *Adv. Electron. Mater.* **2018**, *4*, 1800556.
- [127] J. Sun, S. Oh, Y. Choi, S. Seo, M. J. Oh, M. Lee, W. B. Lee, P. J. Yoo, J. H. Cho, J.-H. Park, *Adv. Funct. Mater.* **2018**, *28*, 1804397.
- [128] J. Zhou, Z. Xie, R. Liu, X. Gao, J. Li, Y. Xiong, L. Tong, J. Zhang, Z. Liu, *ACS Appl. Mater. Interfaces* **2019**, *11*, 2632.
- [129] X. Wang, W. Xie, J. Du, C. Wang, N. Zhao, J. B. Xu, *Adv. Mater.* **2012**, *24*, 2614.
- [130] J. Zhang, Y. Lu, S. Dai, R. Wang, D. Hao, S. Zhang, L. Xiong, J. Huang, *Research* **2021**, 2021, 7131895.
- [131] N. Duan, Y. Li, H. C. Chiang, J. Chen, W. Q. Pan, Y. X. Zhou, Y. C. Chien, Y. H. He, K. H. Xue, G. Liu, T. C. Chang, X. S. Miao, *Nanoscale* **2019**, *11*, 17590.
- [132] J. Zhang, Q. Shi, R. Wang, X. Zhang, L. Li, J. Zhang, L. Tian, L. Xiong, J. Huang, *InfoMat* **2021**, *3*, 904.
- [133] R. A. John, N. Yantara, S. E. Ng, M. I. B. Patdillah, M. R. Kulkarni, N. F. Jamaludin, J. Basu, Ankit, S. G. M. A. Basu, N. Mathews, *Adv. Mater.* **2021**, *33*, 2007851.
- [134] S. Ge, F. Huang, J. He, Z. Xu, Z. Sun, X. Han, C. Wang, H. Long-Biao, C. Pan, *Adv. Opt. Mater.* **2022**, *10*, 2200409.
- [135] W. Xiao, L. Shan, H. Zhang, Y. Fu, Y. Zhao, D. Yang, C. Jiao, G. Sun, Q. Wang, D. He, *Nanoscale* **2021**, *13*, 2502.
- [136] D. Peng, X. Liu, C. Pan, *Sci. Bull.* **2021**, *66*, 6.
- [137] Y. Hou, Y. Li, Z. Zhang, J. Li, D. Qi, X. Chen, J. Wang, B. Yao, M. Yu, T. Lu, J. Zhang, *ACS Nano* **2021**, *15*, 1497.
- [138] A. George, M. V. Fistul, M. Gruenewald, D. Kaiser, T. Lehnert, R. Mupparapu, C. Neumann, U. Hübner, M. Schaal, N. Masurkar, L. M. R. Arava, I. Staude, U. Kaiser, T. Fritz, A. Turchanin, *npj 2D Mater. Appl.* **2021**, *5*, 15.
- [139] W. Choi, N. Choudhary, G. H. Han, J. Park, D. Akinwande, Y. H. Lee, *Mater. Today* **2017**, *20*, 116.
- [140] S. Wang, C. Chen, Z. Yu, Y. He, X. Chen, Q. Wan, Y. Shi, D. W. Zhang, H. Zhou, X. Wang, P. Zhou, *Adv. Mater.* **2019**, *31*, 1806227.



**Yifei Wang** received his B.S. degree from the China University of Geosciences (Beijing) in 2018. He is pursuing his Ph.D. under the supervision of Professor Qijun Sun at the Beijing Institute of Nanoenergy and Nanosystems, Chinese Academy of Sciences, University of Chinese Academy of Sciences. His research interests are focused on self-powered sensors and triboelectricity-activated neuromorphic devices.



**Qijun Sun** received his Ph.D from Gachon University in 2013. He worked as a postdoctoral researcher in POSTECH and SKKU from 2013 to 2015. Since 2016, he has joined the Beijing Institute of Nanoenergy and Nanosystems, CAS, as the principal investigator of Functional Soft Electronics Lab. The main research interests of his group include triboiontronic devices, mechanoplastic neuromorphic transistors, artificial synaptic devices electronic skin, 2D materials-based flexible semiconductor devices, human-machine interactive systems, and micro-nano fabrication, aiming to develop advanced systems for human health monitoring and human-robotic interface.



**Jinran Yu** is currently a postdoctoral fellow at the Beijing Institute of Nanoenergy and Nanosystems, Chinese Academy of Sciences, China. She received her Ph.D. degree from the University of Chinese Academy of Sciences in 2021 and B.E. degree from Northeastern University in 2016. Her research interests include 2D material-based synaptic transistors, triboelectric modulated 2D material field-effect transistors, and interactive neuromorphic devices.



**Nuo Xu** received her B.S. degree from South China University in 2017. She is now a Ph.D. student in the School of Physical Science and Engineering Technology, Guangxi University, where she is cotrainee at the Institute of Nanoenergy and Nanosystems, Beijing, under the supervision of Prof. Qijun Sun. Her research focuses on the study of paper-based electronic circuits and their neuromorphic devices.



**Yichen Wei** received his Master's degree from Dalian Polytechnic University in 2019. He is now a Ph.D. candidate at School of Physical Science and Technology, Guangxi University. His research focuses on tribotronic organic/2D semiconductor transistors and extended applications in neuromorphic computation.



**Jeong Ho Cho** is a professor at Yonsei University with an appointment in the Department of Chemical and Biomolecular Engineering. He obtained his B.Sc. degree in chemical engineering from Sogang University in 2001 and his M.Sc. and Ph.D. degrees in chemical engineering from POSTECH in 2003 and 2006, respectively. He was a postdoctoral researcher in the Department of Chemical Engineering and Materials Science at the University of Minnesota (2006–2008). He then joined Soongsil University (2008–2012) and Sungkyunkwan University (2012–2018) as a faculty member. In 2019, he joined Yonsei University. His research interests include organic electronic devices (transistors, memories, sensors, artificial synapses, artificial neurons) and 2D nanomaterials.



**Zhong Lin Wang** received his Ph.D. from Arizona State University in physics. He now is the Hightower Chair in Materials Science and Engineering, Regents' Professor, Engineering Distinguished Professor, and Director, the Center for Nanostructure Characterization, at Georgia Tech. He has made original and innovative contributions to the synthesis, discovery, characterization, and understanding of fundamental physical properties of oxide nanobelts and nanowires, as well as applications of nanowires in energy sciences, electronics, optoelectronics, and biological science. He pioneered the field of piezotronics and piezo-phototronics by introducing piezoelectric potential gated charge transport process in fabricating new electronic and optoelectronic devices.